


www.ti.com SCAS895 -MAY 2010

3.3 V and 2.5 V LVCMOS High-Performance Clock Buffer Family

Check for Samples: CDCLVC11xx

FEATURES

- High-Performance 1:2, 1:3, 1:4, 1:6, 1:8, 1:10,
 1:12 LVCMOS Clock Buffer Family
- Very Low Pin-to-Pin Skew < 50 ps
- Very Low Additive Jitter < 100 fs
- Supply Voltage: 3.3 V or 2.5 V
- f_{max} = 250 MHz for 3.3 V
 f_{max} = 180 MHz for 2.5 V



- Operating Temperature Range: –40°C to 85°C
- Available in 8-, 14-, 16-, 20-, 24-Pin TSSOP Package (all pin compatible)

APPLICATIONS

 General Purpose Communication, Industrial and Consumer Applications

CLKIN	1			24	Y1
1G	2	CDCLVC	1102	23	Υ3
Y0	3	CDCLVC	1103	22	VDD
GND	4	CDCLVC	1104	21	Y2
VDD	5			20	GND
Y4	6	CDCLVC	1106	19	Y5
GND	7	CDCLVC	1106	18	VDD
Y6	8	CDCLVC	1108	17	Υ7
VDD	9			16	Y8
Y9	10	CDCLVC	1110	15	GND
GND	11			14	Y10
Y11	12	CDCLVC	1112	13	VDD

DESCRIPTION

The CDCLVC11xx is a modular, high-performance, low-skew, general purpose clock buffer family from Texas Instruments.

The whole family is designed with a modular approach in mind. It is intended to round up TI's series of LVCMOS clock generators.

There are 7 different fan-out variations, 1:2 to 1:12, available. All of the devices are pin compatible to each other for easy handling.

All family members share the same high performing characteristics like low additive jitter, low skew, and wide operating temperature range.

The CDCLVC11xx supports an asynchronous output enable control (1G) which switches the outputs into a low state when 1G is low. Also, versions with synchronized enable control for glitch free switching and three-state outputs are planned in future device options.

The CDCLVC11xx operate in a 2.5 V and 3.3 V environment and are characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





SCAS895 -MAY 2010 www.ti.com




These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

PACKAGE OPTIONS







PIN FUNCTIONS

DEVICES	LVCMOS CLOCK INPUT	CLOCK OUTPUT ENABLE	LVCMOS CLOCK OUTPUT	SUPPLY VOLTAGE	GROUND
	CLKIN	1G	Y0, Y1, Y11	V_{DD}	GND
CDCLVC1102	1	2	3, 8	6	4
CDCLVC1103	1	2	3, 8, 5	6	4
CDCLVC1104	1	2	3, 8, 5, 7	6	4
CDCLVC1106	1	2	3, 14, 11, 13, 6, 9	5, 8, 12	4, 7, 10
CDCLVC1108	1	2	3, 16, 13, 15, 6, 11, 8, 9	5, 10, 14	4, 7, 12
CDCLVC1110	1	2	3, 20, 17, 19, 6, 15, 8, 13, 10	5, 9, 14, 18	4, 7, 11, 16
CDCLVC1112	1	2	3, 24, 21, 23, 6, 19, 8, 17, 16, 10, 14, 12	5, 9, 13, 18, 22	4, 7, 11, 15, 20

OUTPUT LOGIC TABLE

INP	UTS	OUTPUTS
CLKIN	1G	Yn
X	L	L
L	Н	L
Н	Н	Н



www.ti.com SCAS895 -MAY 2010

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

		VALUE / UNIT
V_{DD}	Supply voltage range	–0.5 V to 4.6 V
V _{IN}	Input voltage range (2)	-0.5 V to V _{DD} + 0.5 V
Vo	Output voltage range (2)	-0.5 V to V _{DD} + 0.5 V
I _{IN}	Input current	±20 mA
Io	Continuous output current	±50 mA
TJ	Maximum junction temperature	125°C
T _{ST}	Storage temperature range	−65°C to 150°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

		DCDLVC1102/03/04	CDCLVC1106	CDCLVC1108	CDCLVC11010	CDCLVC1112	
	THERMAL METRIC ⁽¹⁾	PW	PW	PW	PW	PW	UNITS
		8 PINS	14 PINS	16 PINS	20 PINS	24 PINS	
θ_{JA}	Junction-to-ambient thermal resistance (2)	149.4	112.6	108.4	83.0	87.9	°C/W
$\theta_{JC(top)}$	Junction-to-case(top) thermal resistance (3)	69.4	48.0	33.6	32.3	26.5	·C/VV

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V	Complete state and state and	3.3 V supply	3.0	3.3	3.6	\/
V_{DD}	Supply voltage range	2.5 V supply	2.3	2.5	2.7	V
V	Low lovel input voltage	V _{DD} = 3.0 V to 3.6 V			V _{DD} /2 - 600	mV
V_{IL}	Low-level input voltage	$V_{DD} = 2.3 \text{ V to } 2.7 \text{ V}$			$V_{DD}/2 - 400$	IIIV
V	Lligh lovel input voltage	V _{DD} = 3.0 V to 3.6 V	V _{DD} /2 + 600			m\/
V_{IH}	High-level input voltage	$V_{DD} = 2.3 \text{ V to } 2.7 \text{ V}$				mV
V_{th}	Input threshold voltage	V _{DD} = 2.3 V to 3.6 V		V _{DD} /2		mV
t_r / t_f	Input slew rate		1		4	V/ns
	Minimum pulse width at	V _{DD} = 3.0 V to 3.6 V	1.8			no
t _w	CLKIN	V _{DD} = 2.3 V to 2.7 V	2.75			ns
£	LVCMOS clock Input	CMOS clock Input V _{DD} = 3.0 V to 3.6 V			250	MHz
f _{CLK}	Frequency	V _{DD} = 2.3 V to 2.7 V	DC		180	IVI⊓Z
T _A	Operating free-air tempera	ture	-40		85	°C

⁽²⁾ This value is limited to 4.6 V maximum.

SCAS895 -MAY 2010 www.ti.com

DEVICE CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	CONDITION	MIN	TYP ⁽¹⁾	MAX	UNIT
OVEF	RALL PARAMETERS FOR ALL V	/ERSIONS	•			
	Ctatic device assument(2)	$1G = V_{DD}$; CLKIN = 0 V or V_{DD} ; $I_O = 0$ mA; $V_{DD} = 3.6$ V		6	10	mA
I _{DD}	Static device current ⁽²⁾	$1G = V_{DD}$; CLKIN = 0 V or V_{DD} ; $I_O = 0$ mA; $V_{DD} = 2.7$ V		3	6	mA
I _{PD}	Power down current	$1G = 0 \text{ V}$; CLKIN = 0 V or V_{DD} ; $I_{O} = 0 \text{ mA}$; $V_{DD} = 3.6 \text{ V}$ or 2.7 V			60	μΑ
<u> </u>	Power dissipation capacitance	V _{DD} = 3.3 V; f = 10 MHz		6		pF
C _{PD}	per output ⁽³⁾	$V_{DD} = 2.5 \text{ V}; f = 10 \text{ MHz}$		4.5		pF
	Input leakage current at 1G	V 0V mV V 00V m 0.7V			± 8	^
I _I	Input leakage current at CLKIN	$V_{I} = 0 \text{ V or } V_{DD}, V_{DD} = 3.6 \text{ V or } 2.7 \text{ V}$			± 25	μΑ
D	Output impadance	V _{DD} = 3.3 V		45		Ω
R _{OUT}	Output impedance	V _{DD} = 2.5 V		60		Ω
£	Output fraguesia	$V_{DD} = 3.0 \text{ V to } 3.6 \text{ V}$	DC		250	MHz
f _{OUT}	Output frequency	V _{DD} = 2.3 V to 2.7 V	DC		180	MHz
OUTF	PUT PARAMETERS FOR $V_{DD} = 3$	3.3 V ± 0.3 V				
		$V_{DD} = 3 \text{ V}, I_{OH} = -0.1 \text{ mA}$	2.9			
V_{OH}	High-level output voltage	$V_{DD} = 3 \text{ V, } I_{OH} = -8 \text{ mA}$	2.5			V
		$V_{DD} = 3 \text{ V}, I_{OH} = -12 \text{ mA}$	2.2			
		$V_{DD} = 3 \text{ V}, I_{OL} = 0.1 \text{ mA}$			0.1	
V_{OL}	Low-level output voltage	V _{DD} = 3 V, I _{OL} = 8 mA			0.5	V
		V _{DD} = 3 V, I _{OL} = 12 mA			8.0	
t _{PLH} , t _{PHL}	Propagation delay	CLKIN to Yn	0.8		2.0	ns
t _{sk(o)}	Output skew	Equal load of each output			50	ps
t _r /t _f	Rise and fall time	20%–80% (V _{OH} - V _{OL})	0.3		8.0	ns
t _{DIS}	Output disable time	1G to Yn			6	ns
t _{EN}	Output enable time	1G to Yn			6	ns
t _{sk(p)}	Pulse skew ; t _{PLH(Yn)} - t _{PHL(Yn)} (4)	To be measured with input duty cycle of 50%			180	ps
t _{sk(pp)}	Part-to-part skew	Under equal operating conditions for two parts			0.5	ns
t _{jitter}	Additive jitter rms	12kHz20 MHz, f _{OUT} = 250 MHz			100	fs

⁽¹⁾ All typical values are at respective nominal V_{DD} . For switching characteristics, outputs are terminated to 50 Ω to $V_{DD}/2$ (see Figure 1).

For dynamic I_{DD} over frequency see Figure 8 and Figure 9.

This is the formula for the power dissipation calculation (see Figure 8 and the Power Consideration section). $P_{tot} = P_{stat} + P_{dyn} + P_{Cload} [W]$ $P_{stat} = V_{DD} \times I_{DD} [W]$ $P_{dyn} = C_{PD} \times V_{DD} \times f [W]$ $P_{Cload} = C_{load} \times V_{DD} \times f [W]$ n = Number of switching output pins $total depends on output rises and fall-time (t/t). The output duty-cycle can be calculated; odc = (t_{load} + t_{load} + t_{load}$

 $t_{sk(p)}$ depends on output rise- and fall-time (t_r/t_f) . The output duty-cycle can be calculated: odc = $(t_{w(OUT)} \pm t_{sk(p)})/t_{period}$; $t_{w(OUT)}$ is pulse-width of output waveform and tperiod is $1/f_{OUT}$.



www.ti.com SCAS895 -MAY 2010

DEVICE CHARACTERISTICS (continued)

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	CONDITION	MIN TYP(1)	MAX	UNIT
OUTP	PUT PARAMETERS FOR V _{DD} =	2.5 V ± 0.2 V			
\/	Lligh lovel output voltage	$V_{DD} = 2.3 \text{ V}, I_{OH} = -0.1 \text{ mA}$	2.2		V
V _{OH}	High-level output voltage	$V_{DD} = 2.3 \text{ V}, I_{OH} = -8 \text{ mA}$	1.7		V
\/	Low lovel output voltage	$V_{DD} = 2.3 \text{ V}, I_{OL} = 0.1 \text{ mA}$		0.1	V
V _{OL}	Low-level output voltage	$V_{DD} = 2.3 \text{ V}, I_{OL} = 8 \text{ mA}$		0.5	V
t _{PLH} , t _{PHL}	Propagation delay	CLKIN to Yn	1.0	2.6	ns
t _{sk(o)}	Output skew	Equal load of each output		50	ps
t _r /t _f	Rise and fall time	20%–80% reference point	0.3	1.2	ns
t_{DIS}	Output disable time	1G to Yn		10	ns
t_{EN}	Output enable time	1G to Yn		10	ns
t _{sk(p)}	Pulse skew ; t _{PLH(Yn)} - t _{PHL(Yn)} (5)	To be measured with input duty cycle of 50%		220	ps
t _{sk(pp)}	Part-to-part skew	Under equal operating conditions for two parts		1.2	ns
t _{jitter}	Additive jitter rms	12kHz20 MHz, f _{OUT} = 180 MHz		350	fs

⁽⁵⁾ $t_{sk(p)}$ depends on output rise- and fall-time (t_r/t_f) . The output duty-cycle can be calculated: odc = $(t_{w(OUT)} \pm t_{sk(p)})/t_{period}$; $t_{w(OUT)}$ is pulse-width of output waveform and tperiod is $1/f_{OUT}$.



PARAMETERS MEASUREMENT INFORMATION




Figure 1. Test Load Circuit




Figure 2. Application Load With 50 Ω Line Termination






Figure 3. Application Load With Series Line Termination








Figure 5. Output Skew $t_{sk(o)}$

www.ti.com SCAS895 -MAY 2010

PARAMETERS MEASUREMENT INFORMATION (continued)




Figure 6. Pulse Skew $t_{sk(p)}$ and Propagation Delay t_{PLH}/t_{PHL}

Figure 7. Rise/Fall Times t_r/t_f

TYPICAL CHARACTERISTICS

Power Consideration

The following power consideration refers to the device-consumed power consumption only. The device power consumption is the sum of static power and dynamic power. The dynamic power usage consists of two components:

- 1. Power used by the device as it switches states.
- 2. Power required to charge any output load.

The output load can be capacitive only or capacitive and resistive. The following formula and the power graphs in Figure 8 and Figure 9 can be used to obtain the power consumption of the device:

$$\begin{aligned} &P_{dev} = P_{stat} + n \; (P_{dyn} + P_{Cload}) \\ &P_{stat} = V_{DD} \; x \; I_{DD} \\ &P_{dyn} + P_{Cload} = see \; Figure \; 8 \; and \; Figure \; 9 \end{aligned}$$

where:

 V_{DD} = Supply voltage (3.3 V or 2.5 V) I_{DD} = Static device current (typ 6 mA for V_{DD} = 3.3 V; typ 3 mA for V_{DD} = 2.5 V) I_{DD} = Number of switching output pins

Example for Device Power Consumption for CDCLVC1104: 4 outputs are switching, f = 120 MHz, V_{DD} = 3.3 V and C_{load} = 2 pF per output:

$$P_{dev} = P_{stat} + n (P_{dyn} + P_{Cload}) = 19.8 \text{ mW} + 40 \text{ mW} = 59.8 \text{ mW}$$

 $P_{stat} = V_{DD} \times I_{DD} = 6 \text{ mA} \times 3.3 \text{ V} = 19.8 \text{ mW}$
 $n (P_{dyn} + P_{Cload}) = 4 \times 10 \text{ mW} = 40 \text{ mW}$

NOTE

For dimensioning the power supply, the total power consumption needs to be considered. The total power consumption is the sum of the device power consumption and the power consumption of the load.



TEXAS INSTRUMENTS

TYPICAL CHARACTERISTICS (continued)




Figure 8. Device Power Consumption vs Clock Frequency (Load 50Ω into $V_{DD}/2$. 2pF, 8pF; Per Output)




Figure 10. Dynamic Supply Current vs Clock Frequency $(C_{PD} = 6pF, No Load; Per Output)$




Figure 9. Device Power Consumption vs Clock Frequency (Load 50Ω into $V_{DD}/2$. 2pF, 8pF; Per Output)




Figure 11. Dynamic Supply Current vs Clock Frequency (C_{PD} = 4.5pF, No Load; Per Output)



26-Jun-2010

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
CDCLVC1102PW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
CDCLVC1102PWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
CDCLVC1103PW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
CDCLVC1103PWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Samples
CDCLVC1104PW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
CDCLVC1104PWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Samples
CDCLVC1106PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
CDCLVC1106PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Samples
CDCLVC1108PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
CDCLVC1108PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Samples
CDCLVC1110PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
CDCLVC1110PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Samples
CDCLVC1112PW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
CDCLVC1112PWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



PACKAGE OPTION ADDENDUM

26-Jun-2010

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-May-2011

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCLVC1102PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
CDCLVC1103PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
CDCLVC1104PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
CDCLVC1106PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CDCLVC1108PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CDCLVC1110PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
CDCLVC1112PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

www.ti.com 5-May-2011



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCLVC1102PWR	TSSOP	PW	8	2000	346.0	346.0	29.0
CDCLVC1103PWR	TSSOP	PW	8	2000	346.0	346.0	29.0
CDCLVC1104PWR	TSSOP	PW	8	2000	346.0	346.0	29.0
CDCLVC1106PWR	TSSOP	PW	14	2000	346.0	346.0	29.0
CDCLVC1108PWR	TSSOP	PW	16	2000	346.0	346.0	29.0
CDCLVC1110PWR	TSSOP	PW	20	2000	346.0	346.0	33.0
CDCLVC1112PWR	TSSOP	PW	24	2000	346.0	346.0	33.0

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Applications

Automotive and Transportation www.ti.com/automotive

e2e.ti.com

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

		•	
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video

RFID <u>www.ti-rfid.com</u>
OMAP Mobile Processors www.ti.com/omap

Products

Audio

Wireless Connectivity www.ti.com/wirelessconnectivity

www.ti.com/audio

TI E2E Community Home Page

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated