# Altera Product Catalog



# CONTENTS

O V E R V I E W	
<ul> <li>Altera<sup>®</sup> Solutions Portfolio</li> </ul>	1
DEVICES	
Generation 10 Device Portfolio	3
28 nm Device Portfolio	11
40 nm Device Portfolio	31
<ul> <li>60 nm Device Portfolio</li> </ul>	38
<ul> <li>MAX<sup>*</sup> CPLD Series</li> </ul>	44
Enpirion <sup>®</sup> Power Portfolio	47
<ul> <li>Configuration Devices</li> </ul>	52
ORDERING CODES	
<ul> <li>Ordering Codes</li> </ul>	53
DESIGN TOOLS	
Quartus <sup>*</sup> Il Software	59
■ Altera SDK for OpenCL <sup>™</sup>	62
<ul> <li>SoC Embedded Design Suite</li> </ul>	63
<ul> <li>Nios<sup>®</sup> II Processor Embedded Design Suite</li> </ul>	64
OPERATING SYSTEM SUPPORT AND PROCESSORS	
<ul> <li>SoC Operating System Support</li> </ul>	65
<ul> <li>Nios II Processor Operating System Support</li> </ul>	66
Nios II Processor	67
<ul> <li>Altera's Customizable Processor Portfolio</li> </ul>	69
INTELLECTUAL PROPERTY	
<ul> <li>Altera and Partner Functions</li> </ul>	70
P ROTOCOLS	7.4
<ul> <li>Transceiver Protocols</li> </ul>	74
DEVELOPMENT KITS	
<ul> <li>Altera and Partner Development Kits</li> </ul>	76
<ul> <li>SoC System on Modules</li> </ul>	90
TRAINING	
<ul> <li>Training Overview</li> </ul>	91
<ul> <li>Instructor-Led, Virtual, and Online Classes</li> </ul>	92
<ul> <li>Online Training</li> </ul>	93
REFERENCES	

Glossary

### Altera Solutions Portfolio

Altera delivers the broadest portfolio of programmable logic devices—FPGAs, SoCs, and CPLDs in combination with software tools, intellectual property (IP), embedded processors, customer support, and technical training. Altera's product leadership, excellent value, and superior quality of service give you a measurable advantage. Bring your great ideas to life faster, better, and more cost effectively.



#### **FPGAs**

Altera FPGAs give you the flexibility to innovate, differentiate, and stay ahead in the market. We have three classes of FPGAs to meet your market needs, from the industry's highest density and performance to the most cost effective.

High-End FPGAs	Midrange FPGAs	Lowest Cost and Power FPGAs

- Highest bandwidth, highest density
- Integrated transceiver variants
- Design entire systems on a chip
- Balanced cost, power, and performance
- Integrated transceiver and processor variants
- Comprehensive design protection
- Lowest system cost and power
- Integrated transceiver and processor variants
- Fastest time to market

#### SoCs

SoCs bring high integration and advanced system, power, and security management capabilities to your platform. Altera SoCs are supported by industry-standard ARM® tools and a broad ecosystem of operating systems and development tools.

High-End SoCs	Midrange SoCs	Lowest Cost and Power SoCs

- 64 bit quad-core ARM Cortex®-A53 processor
- 1.5 GHz maximum CPU frequency
- Performance/power efficiency
- Virtualization support

- 32 bit dual-core ARM Cortex-A9 processor
- 1.5 GHz maximum CPU frequency
- Hardened floating-point digital signal processing (DSP)
- Ease of software migration

- 32 bit dual-core ARM Cortex-A9 processor
- 925 MHz maximum CPU frequency
- Broad ecosystem support
- ARM Development Studio 5 (DS-5<sup>™</sup>) Altera Edition tools

#### O V E R V I E W



#### **Non-Volatile FPGA**

For customers seeking a cost-effective, low-power, single-chip solution for control plane or datapath applications, MAX 10 FPGAs provide a highly integrated system solution.

#### **CPLDs**

For glue logic and any control functions, our non-volatile MAX series offers the market's lowest cost CPLDs—a single-chip solution, great for interface bridging, level shifting, I/O expansion, and management of analog I/Os.





#### **Power Solutions**

Power your FPGA with Enpirion power management products. Our integrated products provide an industry-leading combination of small footprint, low noise performance, and high efficiency to complete your design faster.

# Productivity-Enhancing Design Software, Embedded Processing, IP, Development Kits, and Training

With Altera, you get a complete design environment and a wide choice of design tools—all built to work together easily so your designs are up and running fast. You can try one of our training classes to get a jump-start on your designs. Choose Altera and see how we enhance your productivity and make a difference to your bottom line.



#### Arria 10 GX FPGA Features

#### www.altera.com/selector

The following features, packages, and I/O matrices give you an overview of our devices. For more details about these devices or previous generation devices that are available, check out our online selector guide at www.altera.com/selector.

Arria 10 GX FPGAs: Up to 96 full-duplex transceivers with data rates up to 17.4 Gbps, 16 Gbps backplane, and up to 1,150K equivalent logic elements (LEs).

				Maxim	um Resourc	e Count for	Arria 10 GX	<b>FPGAs</b> <sup>1</sup>			
		10AX016	10AX022	10AX027	10AX032	10AX048	10AX057	10AX066	10AX090	10AX115	
	Adaptive logic modules (ALMs)	61,510	83,730	101,620	118,730	181,790	217,080	250,540	339,620	427,200	
	LEs (K)	160	220	270	320	480	570	660	900	1,150	
s	Registers	246,040	334,920	406,480	474,920	727,160	868,320	1,002,160	1,358,480	1,708,800	
Resources	M20K memory blocks	440	588	750	891	1,438	1,800	2,133	2,423	2,713	
Resc	M20K memory (Mb)	9	11	15	17	28	35	42	47	53	
	MLAB memory (Mb)	1.0	1.8	2.4	2.8	4.3	5.0	5.7	9.2	12.7	
	Variable-precision DSP	156	192	800	985	1,368	1,612	1,855	1,518	1,518	
	18 x 19 multipliers	312	382	1,660	1,970	2,736	3,046	3,356	3,036	3,036	
ural s	Global clock networks					32					
Architectural Features	Regional clock networks	8	8	8	8	8	8	16	16	16	
Arc	Design security	Bitstream encryption with authentication									
	I/O voltage levels supported (V)				1.2, 1.2	5, 1.35, 1.8, 2	2.5, 3.0 <sup>2</sup>				
es	I/O standards supported	3 V I/Os Only: 3 V LVTTL, 2.5 V CMOS DDR and LVDS I/Os: POD12, POD10, Differential POD12, Differential POD10, LVDS, RSDS, mini-LVDS, LVPECL All I/Os: 1.8 V CMOS, 1.5 V CMOS, 1.2 V CMOS, SSTL-18 (I and II), SSTL-15 (I and II), SSTL-135, SSTL-125, SSTL-12, HSTL-18 (I and II), HSTL-15 (I and II), HSTL-12 (I and II), HSUL-12, Differential SSTL-18 (I and II), Differential SSTL-15 (I and II), Differential SSTL-135, Differential SSTL-12, Differential HSTL-18 (I and II), Differential HSTL-15 (I and II), Differential HSTL-12 (I and II), Differential HSUL-12									
I/O Features	LVDS channels, 1.6 Gbps (receive/transmit)	120	120	168	168	222	324	324	384	384	
0/1	Embedded dynamic phase alignment (DPA) circuitry					1					
	On-chip termination (OCT)				Series, p	arallel, and di	fferential				
	Transceiver count	12	12	24	24	36	48	48	96	96	
	PCI Express <sup>®</sup> (PCIe <sup>®</sup> ) hard IP blocks (Gen3)	1	1	2	2	2	2	2	4	4	
	Memory devices supported	DDR4, DDR3	3, DDR2, QDF	R IV, QDR II+,	QDR II+ Xtre	eme, LPDDR3,	LPDDR2, RLI	DRAM 3, RLD	ram II, lldr	AM II, HMC	

<sup>1</sup>All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.altera.com.

<sup>2</sup> 3.0 V compliant, requires a 3.0 V power supply.

#### Arria 10 GT FPGA Features

Arria 10 GT FPGAs: Up to 96 full-duplex optimized transceivers with data rates up to 28.1 Gbps, and up to 1,150K equivalent LEs.

		Maximum Resource Count	t for Arria 10 GT FPGAs <sup>1</sup>				
		10AT090	10AT115				
	ALMs	339,620	427,200				
	LEs (K)	900	1,150				
	Registers	1,358,480	1,708,800				
urces	M20K memory blocks	2,423	2,713				
Resources	M20K memory (Mb)	47	53				
	MLAB memory (Mb)	9.2	12.7				
	Variable-precision DSP blocks	1,518	1,518				
	18 x 19 multipliers	3,036	3,036				
ural s	Global clock networks	32					
Architectural Features	Regional clock networks	16	16				
Arcl	Design security	Bitstream encryption with authentication					
	I/O voltage levels supported (V)	1.2, 1.25, 1.35,	1.8, 2.5, 3.0 <sup>2</sup>				
I/O Features	I/O standards supported	3 V I/Os Only: 3 V LVTTL, 2.5 V CMOS DDR and LVDS I/Os: POD12, POD10, Differential POD12, Differential POD10, LVDS, RSDS, mini-LVDS, LVPECL All I/Os: 1.8 V CMOS, 1.5 V CMOS, 1.2 V CMOS, SSTL-135, SSTL-125, SSTL-18 (1 and II), SSTL-15 (I and II), SSTL-12, HSTL-18 (I and II), HSTL-15 (I and II), HSTL-12 (I and II), HSUL-12, Differential SSTL-135, Differential SSTL-125, Differential SSTL-18 (I and II), Differential SSTL-15 (I and II), Differential SSTL-12 (I and II), Differential HSTL-15 (I and II), Differential HSTL-12 (I and II), Differential HSTL-15 (I and II), Differential HSTL-12 (I and II),					
/0 F	LVDS channels, 1.6 Gbps (receive/transmit)	312	312				
-	Embedded DPA circuitry	J					
	ОСТ	Series, parallel, a	nd differential				
	Transceiver count	96	96				
	PCIe hard IP blocks (Gen3)	4	4				
	Memory devices supported	DDR4, DDR3, DDR2, QDR IV, QDR II+, QDR II+ Xtreme, LPDDR3, LPDDR2, RLDRAM 3, RLDRAM LLDRAM II, HMC					

<sup>1</sup>All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit **www.altera.com**. <sup>2</sup>3.0 V compliant, requires a 3.0 V power supply.

#### Arria 10 SX SoC Features

The 20 nm Arria 10 SoCs deliver all the features and benefits of Arria 10 FPGAs plus a second-generation hard processor system with 87 percent higher processor performance (1.5 GHz dual-core ARM Cortex-A9 MPCore<sup>™</sup> processor) and enhancements, such as Secure Boot, three Ethernet media access controller (EMAC) hard IP cores, and 64 bit DDR4 SDRAM support—all while maintaining full software compatibility with 28 nm SoCs.

			Ma	iximum Resour	ce Count for Ar	ria 10 SX SoCs <sup>1</sup>				
		10AS016	10AS022	10AS027	10AS032	10AS048	10AS057	10AS066		
	ALMs	61,510	83,730	101,620	118,730	181,790	217,080	250,540		
	LEs (K)	160	220	270	320	480	570	660		
	Registers	246,040	334,920	406,480	474,920	727,160	868,320	1,002,160		
Irces	M20K memory blocks	440	588	750	891	1,438	1,800	2,133		
Resources	M20K memory (Mb)	9	11	15	17	28	35	42		
	MLAB memory (Mb)	1	1.8	2.4	2.8	4.3	5.0	5.7		
	DSP blocks	156	192	800	985	1,368	1,612	1,855		
	18 x 19 multipliers	312	382	1,660	1,970	2,736	3,046	3,356		
Architectural Features	Global clock networks		32							
Archite Feat	Regional clock networks	8	8	8	8	8	8	16		
	I/O voltage levels supported (V)			1.2, 1.2	25, 1.35, 1.8, 2.5,	3.0 <sup>2</sup>				
tures	I/O standards supported	<b>All I/Os:</b> 1.8 SSTL-12 Differential	3 V I/Os Only: 3 V LVTTL, 2.5 V CMOS DDR and LVDS I/Os: POD12, POD10, Differential POD12, Differential POD10, LVDS, RSDS, mini-LVDS, LVPECL All I/Os: 1.8 V CMOS, 1.5 V CMOS, 1.2 V CMOS, SSTL-135, SSTL-125, SSTL-18 (1 and II), SSTL-15 (I and II), SSTL-12, HSTL-18 (I and II), HSTL-15 (I and II), HSTL-12 (I and II), HSUL-12, Differential SSTL-135, Differential SSTL-125, Differential SSTL-18 (I and II), Differential SSTL-12, I and II), Differential SSTL-12, Differential HSTL-18 (I and II), Differential HSTL-15 (I and II), Differential HSTL-12 (I and II), Differential HSTL-12,							
//O Features	LVDS channels, 1.6 Gbps (receive/transmit)	120	120	168	168	222	270	270		
	Embedded DPA circuitry				1					
	ОСТ			Series, p	arallel, and diffe	rential				
	Transceiver count	12	12	24	24	36	48	48		
	PCIe hard IP blocks (Gen3)	1	1	2	2	2	2	2		
	Memory devices supported	DDR4, DDR3, DD	R2, QDR IV, QDR	II+, QDR II+ Xtr	eme, LPDDR3, LP	DDR2, RLDRAM	3, RLDRAM II, LLI	DRAM II, HMC		

<sup>1</sup>All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit **www.altera.com**. <sup>2</sup>3.0 V compliant, requires a 3.0 V power supply.

#### Arria 10 SX SoC Features

			Maxin	num Resource	e Count for A	Arria 10 SX So	<b>Cs</b> <sup>1</sup>	
		10AS016	10AS022	10AS027	10AS032	10AS048	10AS057	10AS066
	Central processing unit (CPU) core		Du	al-core ARM C	Cortex-A9 MP	Core processor		
	CPU cache and co-processors	L1 instruction cache (32 KB) L1 data cache (32 KB) Layer 2 cache (512 KB) shared Floating-point unit (FPU) single and double precision ARM Neon <sup>™</sup> media engine ARM CoreSight <sup>™</sup> debug and trace technology Snoop control unit (SCU) Acceleration coherency port (ACP)						
	Scratch pad RAM				256 KB			
	Hard processor system (HPS) DDR memory	D	DR4, DDR3, and	LP DDR3 [Up	to 64 bit with	error correctio	on code (ECC)]	
ε	Direct memory access (DMA) controller	8 channel						
Hard Processor System	EMAC	3 x 10/100/1000 EMAC with integrated DMA						
ssor	USB on-the-go (OTG) controller	2 x USB OTG with integrated DMA						
roce	UART controller			2 x UAR	T 16550 comp	atible		
ard P	Serial peripheral interface (SPI) controller				4 x SPI			
<b>– –</b>	I <sup>2</sup> C controller				5 x I <sup>2</sup> C			
	Quad SPI flash controller			1 x SIO, DIO,	QIO SPI flash	supported		
	SD/SDIO/MMC controller		1 x	eMMC 4.5 wi	th DMA and O	E-ATA support	t	
	NAND flash controller				DNFI 1.0 or lat d 16 bit suppo			
	General-purpose timers				7X			
	Software-programmable general-purpose I/Os (GPIOs)	Maximum 54 GPIOs						
	Direct shared I/Os	48 I/Os to connect HPS peripherals directly to I/O						
	Watchdog timers				4X			
	Security	Sec	ure boot, Advan	ced Encryption	n Standard (A	ES), and secure	e hash algorith	m

<sup>1</sup> All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.altera.com.

#### Arria 10 FPGA Series Package and I/O Matrices

	Arria 10 GX/GT FPGAs <sup>1</sup>							
	UBGA (U)			FBGA (F)				
	<b>484 pin (U19)</b> 19 x 19 (mm) 0.8-mm pitch	<b>672 pin (F27)</b> 27 x 27 (mm) 1.0-mm pitch	<b>780 pin (F29)</b> 29 x 29 (mm) 1.0-mm pitch	<b>1,152 pin (F34)</b> 35 x 35 (mm) 1.0-mm pitch	<b>1,152 pin (F35)</b> 35 x 35 (mm) 1.0-mm pitch	<b>1,152 pin (F36)</b> 35 x 35 (mm) 1.0-mm pitch		
10AX016	192, 48, 72, 6	240, 48, 96, 12	288, 48, 120, 12					
10AX022	192, 48, 72, 6	240, 48, 96, 12	288, 48, 120, 12					
10AX027		240, 48, 96, 12	360, 48, 156, 12	384, 48, 168, 24	384, 48, 168, 24			
10AX032		240, 48, 96, 12	360, 48, 156, 12	384, 48, 168, 24	384, 48, 168, 24			
10AX048			360, 48, 156, 12	492, 48, 222, 24	396, 48, 174, 36			
10AX057				492, 48, 222, 24	396, 48, 174, 36	432, 48, 192, 36		
10AX066				492, 48, 222, 24	396, 48, 174, 36	432, 48, 192, 36		
10AX090				504, 0, 252, 24		432, 0, 216, 36		
10AX115				504, 0, 252, 24		432, 0, 216, 36		

	Arria 10 GX/GT FPGAs <sup>1</sup>							
			FB	GA (F)				
	<b>1,517 pin (F40)</b> 40 x 40 (mm) 1.0-mm pitch	<b>1,517 pin (F40)</b> 40 x 40 (mm) 1.0-mm pitch	<b>1,517 pin (F40)</b> 40 x 40 (mm) 1.0-mm pitch	<b>1,932 pin (F45)</b> 45 x 45 (mm) 1.0-mm pitch	<b>1,932 pin (F45)</b> 45 x 45 (mm) 1.0-mm pitch	<b>1,932 pin (F45)</b> 45 x 45 (mm) 1.0-mm pitch		
10AX027								
10AX032								
10AX048								
10AX057	696, 96, 324, 36	588, 48, 270, 48						
10AX066	696, 96, 324, 36	588, 48, 270, 48						
10AX090		600, 0, 300, 48	342, 0, 154, 66	768, 0, 384, 48	624, 0, 312, 72	480, 0, 240, 96		
10AX115		600, 0, 300, 48	342, 0, 154, 66	768, 0, 384, 48	624, 0, 312, 72	480, 0, 240, 96		
10AT090		600, 0, 300, 48			624, 0, 312, 72	480, 0, 240, 96		
10AT115		600, 0, 300, 48			624, 0, 312, 72	480, 0, 240, 96		

	Arria 10 SX SoCs <sup>1</sup>							
	UBGA (U)		FBGA (F)					
	<b>484 pin (U19)</b> 19 x 19 (mm) 0.8-mm pitch	<b>672 pin (F27)</b> 27 x 27 (mm) 1.0-mm pitch	<b>780 pin (F29)</b> 29 x 29 (mm) 1.0-mm pitch	<b>1,152 pin (F34)</b> 35 x 35 (mm) 1.0-mm pitch	<b>1,152 pin (F35)</b> 35 x 35 (mm) 1.0-mm pitch	<b>1,517 pin (F40)</b> 40 x 40 (mm) 1.0-mm pitch	<b>1,517 pin (F40)</b> 40 x 40 (mm) 1.0-mm pitch	
10AS016	192, 48, 72, 6	240, 48, 96, 12	288, 48, 120, 12					
10AS022	192, 48, 72, 6	240, 48, 96, 12	288, 48, 120, 12					
10AS027		240, 48, 96, 12	360, 48, 156, 12	384, 48, 168, 24 🖷	384, 48, 168, 24			
10AS032		240, 48, 96, 12	360, 48, 156, 12	384, 48, 168, 24	384, 48, 168, 24			
10AS048			360, 48, 156, 12 🛛	492, 48, 222, 24	396, 48, 174, 36			
10AS057				492, 48, 222, 24	396, 48, 174, 36	696, 96, 324, 36	588, 48, 270, 48	
10AS066				492, 48, 222, 24	396, 48, 174, 36	696, 96, 324, 36	588, 48, 270, 48	

<sup>1</sup> All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.altera.com.

624, 48, 192, 48 Numbers indicate GPIO count, 3.0 V I/O count, LVDS count, and transceiver count.

Vertical migration (same Vcc, GND, in-system programmability (ISP), and input pins). User I/Os may be less than labeled for vertical migration. Arria 10 series devices are offered in extended and industrial temperatures, and RoHS-compliant packages.

#### MAX 10 FPGA Features

Altera's new MAX 10 FPGAs revolutionize non-volatile integration by delivering advanced processing capabilities in a low-cost, instant-on, small form factor programmable logic device.

The MAX 10 FPGAs are built on TSMC's 55 nm flash technology, enabling instant-on configuration so you can quickly control the power-up or initialization of other components in the system. The devices also include full-featured FPGA capabilities, such as DSP, analog functionality, Nios II Gen2 embedded processor support, and memory controllers.

With a robust set of FPGA capabilities, MAX 10 FPGAs are optimized for a wide range of high-volume, cost-sensitive applications, including:



#### Automotive

- Built on TSMC's 55 nm high-volume flash process tailored for the automotive industry's rigorous safety and quality requirements
- Integrated flash provides instant-on behavior for applications requiring fast boot times such as rear-view cameras in advanced driver assistance systems (ADAS) and infotainment displays
- FPGA-class signal processing acceleration for electric vehicle (EV) applications, such as motor control, battery management, and power conversion



#### Industrial

- Reduced footprint, increased design security and reliability, and lower system cost
- Accurate environmental condition sensing and efficient real-time controls for motor control, I/O modules, and Internet of Things (IoT) applications
- Single-chip support for multiple industrial Ethernet protocols and machine-to-machine (M2M) communication



#### Communications

- Analog functionality for sensing board environment allows integration of power-up sequencing and system-monitoring circuitry in a single device
- High I/O count and software-based system management using the Nios II soft processor enable board
  management integration in an advanced, reliable single-chip system controller

#### MAX 10 FPGAs Features

			Maximum Resource Count for MAX 10 FPGAs <sup>1</sup>						
			10M02	10M04	10M08	10M16	10M25	10M40	10M50
	ALM	ls	2,000	4,000	8,000	16,000	25,000	40,000	50,000
Irces	M9k	C memory (Kb)	108	189	378	549	675	1,260	1,638
Resources	Use	r flash memory <sup>2</sup> (KB)	12	156	172	296	400	736	736
	18 x	18 multipliers	16	20	24	45	55	125	144
_	Inte	rnal configuration	Single	Dual	Dual	Dual	Dual	Dual	Dual
Architectural Features	Analog-to-digital converter (ADC), temperature sensing diode (TSD) <sup>3</sup>		-	1,1	1,1	1,1	2,1	2,1	2,1
	Pha	se-locked loop (PLL) <sup>4</sup>	2	2	2	4	4	4	4
10	GPI	0	160	246	250	320	380	500	500
atures		Dedicated transmitter	10	15	15	22	26	30	30
/O Features	LVDS	Emulated transmitter	73	114	116	151	181	241	241
_ ≦		Dedicated receiver	73	114	116	151	181	241	241
	Mer	nory devices supported	SRAM only	SRAM only	SRAM only	SRAM, DE	DR3 SDRAM, DD	R2 SDRAM, and	d LPDDR2

<sup>1</sup> All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.altera.com.

 $^{\rm 2}$  The availability of user flash memory depends on configuration options.

<sup>3</sup> The availability of the ADC/TSD varies by package type. Smaller pin-count packages do not have access to the ADC hard IP.

<sup>4</sup> The number of PLLs available is dependent on the package option.

#### MAX 10 FPGA Series Package and I/O Matrices

	MAX 10 FPGAs	—Single Power Supply Devices	s (3.3 V or 3.0 V) <sup>1</sup>
	MBGA	UBGA (U)	EQFP (E)
	M153 153 pin 8 x 8 (mm) 0.5 mm pitch <sup>2</sup>	U169 169 pin 11 x 11 (mm) 0.8 mm pitch	<b>E144</b> <b>144 pin</b> 22 x 22 (mm) 0.5 mm pitch
10M02	C, 112, 9/29	C, 130, 9/38	C, 101, 7/27
10M04	C/F/A, 112, 9/29	C/F/A, 130, 9/38	C/F/A, 101, 10/27
10M08	C/F/A, 112, 9/29	C/F/A, 130, 9/38	C/F/A, 101, 10/27
10M16		C/F/A, 130, 9/38	C/F/A, 101, 10/28
10M25			C/F/A, 101, 10/28
10M40			C/F/A, 101, 10/28
10M50			C/F/A, 101, 10/28

<sup>1</sup>All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.altera.com. <sup>2</sup>"Easy PCB" utilizes 0.8 mm PCB design rules.

C, 223, 9/29 Indicates feature set options, GPIO count, LVDS transceiver/receiver count. Feature set options: C = Compact (single image), F= Flash (dual image with RSU), A = Analog (analog features block). Each has added premiums.

Vertical migration (same V<sub>CC</sub>, GND, ISP, and input pins). For vertical migration, the number of user I/Os may be less than the number stated in the table.

		MAX 10 FPGAs—Dual Power Supply Devices (1.2 V or 2.5 V) <sup>1</sup>						
	WL	CSP	UBGA (U)		FBGA (F)			
	<b>V36</b> <b>36 pin</b> 3 x 3 (mm) 0.4 mm pitch	<b>V81</b> <b>81 pin</b> 4 x 4 (mm) 0.4 mm pitch	U324 324 pin 15 x 15 (mm) 0.8 mm pitch	<b>F256</b> <b>256 pin</b> 17 x 17 (mm) 1.0 mm pitch	<b>F484</b> <b>484 pin</b> 23 x 23 (mm) 1.0 mm pitch	<b>F672</b> <b>672 pin</b> 27 x 27 (mm) 1.0 mm pitch		
10M02	C, 27, 3/7		C, 160, 9/47					
10M04			C/F/A, 246, 15/81	C/F/A, 178, 13/54				
10M08		C, 56, 7/17	C/F/A, 246, 15/81	C/F/A, 178, 13/54	C/F/A, 250, 15/83			
10M16			C/F/A, 246, 15/81	C/F/A, 178, 13/54	C/F/A, 320, 22/116			
10M25				C/F/A, 178, 13/54	C/F/A, 360, 24/136	C/F/A, 380, 26/146		
10M40				C/F/A, 178, 13/54	C/F/A, 360, 24/136	C/F/A, 500, 30/192		
10M50				C/F/A, 178, 13/54	C/F/A, 360, 24/136	C/F/A, 500, 30/192		

<sup>1</sup>All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.altera.com.

C, 27, 3/7 Indicates feature set options, GPIO count, LVDS transceiver/receiver count. Feature set options: C = Compact (single image), F= Flash (dual image with RSU), A = Analog (analog features block). Each has added premiums.

Levertical migration (same V<sub>cc</sub>, GND, ISP, and input pins). For vertical migration, the number of user I/Os may be less than the number stated in the table.

### Stratix V GT FPGA Features

		Maximum Resource Count for	r Stratix V GT FPGAs (0.85 V)1
		5SGTC5	5SGTC7
	ALMs	160,400	234,720
	LEs (K)	425	622
	Registers	641,600	938,880
Resources	M20K memory blocks	2,304	2,560
Reso	M20K memory (Mb)	45	50
	MLAB memory (Mb)	4.9	7.16
	Variable-precision DSP blocks	256	256
	18 x 18 multipliers	512	512
s	Global clock networks	1	6
Architectural Features	Regional clock networks	9	2
Arc	Design security	,	/
	I/O voltage levels supported (V)	1.2, 1.5, 1.	8, 2.5, 3.3 <sup>2</sup>
Se	I/O standards supported	LVCMOS, PCI™, PCI-X™, LVDS, mini-L SSTL-15 (I and II), SSTL-2 (I and II), HSTL-18 (I Differential SSTL-18 (I and II), Differential SS Differential HSTL-18 (I and II), Differential HS <sup></sup> Differentia	l and II), HSTL-15 (I and II), HSTL-12 (I and II), TL-15 (I and II), Differential SSTL-2 (I and II), TL-15 (I and II), Differential HSTL-12 (I and II),
I/O Features	LVDS channels, 1.4 Gbps (receive/transmit)	150	150
0 Fe	Embedded DPA circuitry		/
i i i	OCT	Series, parallel,	and differential
	Transceiver count (28.05 Gbps/14.1 Gbps)	4/32	4/32
	PCIe hard IP blocks (Gen3)	1	1
	Memory devices supported	DDR3, DDR2, QDR II, QDR	II+, RLDRAM II, RLDRAM 3

<sup>1</sup> All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit **www.altera.com**. <sup>2</sup> 3.3 V compliant, requires a 3.0 V power supply.

### Stratix V GX FPGA Features

			Maximum Resource Count for Stratix V GX FPGAs (0.85 V) <sup>1</sup>								
		5SGXA3	5SGXA4	5SGXA5	5SGXA7	5SGXA9	5SGXAB	5SGXB5	5SGXB6	5SGXB9	5SGXBB
	ALMs	128,300	158,500	185,000	234,720	317,000	359,200	185,000	225,400	317,000	359,200
	LEs (K)	340	420	490	622	840	952	490	597	840	952
	Registers	513,200	634,000	740,000	938,880	1,268,000	1,436,800	740,000	901,600	1,268,000	1,436,800
rces	M20K memory blocks	957	1,900	2,304	2,560	2,640	2,640	2,100	2,660	2,640	2,640
Resources	M20K memory (Mb)	19	37	45	50	52	52	41	52	52	52
æ	MLAB memory (Mb)	3.92	4.84	5.65	7.16	9.67	10.96	5.65	6.88	9.67	10.96
	Variable-precision DSP blocks	256	256	256	256	352	352	399	399	352	352
	18 x 18 multipliers	512	512	512	512	704	704	798	798	704	704
ıral s	Global clock networks						16				
Architectural Features	Regional clock networks						92				
Arc	Design security		$\checkmark$								
	I/O voltage levels supported (V)					1.2, 1.5, 1	1.8, 2.5, 3.3 <sup>2</sup>				
	I/O standards supported		(I and II), HS	STL-15 (I an ntial SSTL-2	d II), HSTL-1 (I and II), D		Differential S STL-18 (Land	STL-18 ((I ai II), Differen	nd II), Differ tial HSTL-15	nd II), SSTL-2 ential SSTL-1 5 (I and II),	
ures	LVDS channels, 1.4 Gbps (receive/transmit)	174	174	210	210	210	210	150	150	150	150
I/O Features	Embedded DPA circuitry						1				
-	ост				S	eries, paralle	l, and differe	ntial			
	Transceiver count (14.1 Gbps)	36	36	48	48	48	48	66	66	66	66
	PCIe hard IP blocks (Gen3)	2	2	4	4	4	4	4	4	4	4
	Memory devices supported			C	DR3, DDR2	, QDR II, QDF	R II+, RLDRAI	VI II, RLDRA	M 3		

<sup>1</sup>All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit **www.altera.com**.

 $^{\rm 2}$  3.3 V compliant, requires a 3.0 V power supply.

### Stratix V GS FPGA Features

			Maximum Resource	Count for Stratix V	GS FPGAs (0.85 V) <sup>1</sup>		
		5SGSD3	5SGSD4	5SGSD5	5SGSD6	5SGSD8	
	ALMs	89,000	135,840	172,600	220,000	262,400	
	LEs (K)	236	360	457	583	695	
	Registers	356,000	543,360	690,400	880,000	1,049,600	
rces	M20K memory blocks	688	957	2,014	2,320	2,567	
Resources	M20K memory (Mb)	13	19	39	45	50	
Re	MLAB memory (Mb)	2.72	4.15	5.27	6.71	8.01	
	Variable-precision DSP blocks	600	1,044	1,590	1,775	1,963	
	18 x 18 multipliers	1,200	2,088	3,180	3,550	3,926	
ural s	Global clock networks			16			
Architectural Features	Regional clock networks	92					
Arch Fe	Design security			$\checkmark$			
	I/O voltage levels supported (V)			1.2, 1.5, 1.8, 2.5, 3.3 <sup>2</sup>			
	I/O standards supported	SSTL-2 (I and II), H Differential S	STL-18 (I and II), HSTL SSTL-15 (I and II), Diff	-15 (I and II), HSTL-12 erential SSTL-2 (I and	, SSTL-18 (1 and II), SS 2 (I and II), Differential II), Differential HSTL-1 (I and II), Differential H	SSTL-18 (I and II), 8 (I and II),	
I/O Features	LVDS channels, 1.4 Gbps (receive/transmit)	108	174	174	210	210	
Feat	Embedded DPA circuitry			$\checkmark$			
0/1	ОСТ		Serie	s, parallel, and differe	ntial		
	Transceiver count (14.1 Gbps)	24	36	36	48	48	
	PCIe hard IP blocks (Gen3)	1	1	1	2	2	
	Memory devices supported		DDR3, DDR2, DDR,	QDR II, QDR II+, RLD	RAM II, RLDRAM 3		

<sup>1</sup> All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.altera.com.

 $^{\rm 2}$  3.3 V compliant, requires a 3.0 V power supply.

#### Stratix V E FPGA Features

		Maximum Resource Count fo	or Stratix V E FPGAs (0.85 V) <sup>1</sup>
	1	5SEE9	5SEEB
	ALMs	317,000	359,200
	LEs (K)	840	952
	Registers	1,268,000	1,436,800
Irces	M20K memory blocks	2,640	2,640
Resources	M20K memory (Mb)	52	52
	MLAB memory (Mb)	9.67	10.96
	Variable-precision DSP blocks	352	352
	18 x 18 multipliers	704	704
ural s	Global clock networks	1	6
Architectural Features	Regional clock networks	9	2
Arc	Design security	,	/
	I/O voltage levels supported (V)	1.2, 1.5, 1.	8, 2.5, 3.3 <sup>2</sup>
tures	I/O standards supported	LVTTL, LVCMOS, PCI, PCI-X, LVDS, mini-LVDS, RSI SSTL-2 (I and II), HSTL-18 (I and II), F Differential SSTL-18 (I and II), Differential SS Differential HSTL-18 (I and II), Differential HS Differentia	HSTL-15 (I and II), HSTL-12 (I and II), TL-15 (I and II), Differential SSTL-2 (I and II), TL-15 (I and II), Differential HSTL-12 (I and II),
I/O Features	LVDS channels, 1.4 Gbps (receive/transmit)	210	210
	Embedded DPA circuitry	,	/
	ОСТ	Series, parallel,	and differential
	Memory devices supported	DDR3, DDR2, QDR II, QDR	II+, RLDRAM II, RLDRAM 3

<sup>1</sup> All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit **www.altera.com**. <sup>2</sup> 3.3 V compliant, requires a 3.0 V power supply.

#### Stratix V FPGA Series Package and I/O Matrices

			Stratix V GS,	GX, GT, and E FPG	As (0.85 V) <sup>1</sup>		
				FBGA (F)			
	<b>780 pin</b> 29 x 29 (mm) 1.0-mm pitch	<b>1,152 pin</b> 35 x 35 (mm) 1.0-mm pitch	<b>1,152 pin</b> 35 x 35 (mm) 1.0-mm pitch	<b>1,517 pin</b> 40 x 40 (mm) 1.0-mm pitch	<b>1,517 pin</b> 40 x 40 (mm) 1.0-mm pitch	<b>1,760 pin</b> 42.5 x 42.5 (mm) 1.0-mm pitch	<b>1,932 pin</b> 45 x 45 (mm) 1.0-mm pitch
5SGSD3	360, 90, 12 <sup>2</sup>	432, 108, 24					
5SGSD4	360, 90, 12²	432, 108, 24		696, 174, 36			
5SGSD5		552, 138, 24		696, 174, 36			
5SGSD6				696, 174, 36			840, 210, 48
5SGSD8				696, 174, 36			840, 210, 48
5SGXA3	360, 90, 12²	432, 108, 24	432, 108, 36	696, 174, 36			
5SGXA4		552, 138, 24	432, 108, 36	696, 174, 36			
5SGXA5		552, 138, 24	432, 108, 36	696, 174, 36	600, 150, 48		840, 210, 48
5SGXA7		552, 138, 24	432, 108, 36	696, 174, 36	600, 150, 48		840, 210, 48
5SGXA9				696, 174, 36³			840, 210, 48
5SGXAB				696, 174, 36³			840, 210, 48
5SGXB5				432, 108, 66		600, 150, 66	
5SGXB6				432, 108, 66		600, 150, 66	
5SGXB9						600, 150, 66³	
5SGXBB						600, 150, 66³	
5SGTC5					600, 150, 36 <sup>₄</sup>		
5SGTC7					600, 150, 36 <b>⁴</b>		
5SEE9				696, 174, 0³			840, 210, 0
5SEEB				696, 174, 0³			840, 210, 0

<sup>1</sup>All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.altera.com.

<sup>2</sup>Hybrid package (flip chip) FBGA: 33 x 33 (mm) 1.0-mm pitch.

<sup>3</sup>Hybrid package (flip chip) FBGA: 45 x 45 (mm) 1.0-mm pitch.

<sup>4</sup>GX–GT migration. Unused transceiver channels connected to power/ground.

[264, 66, 24] Numbers indicate GPIO count, LVDS count, and transceiver count.

Vertical migration (same V<sub>CC</sub>, GND, ISP, and input pins). User I/Os may be less than labelled for vertical migration.

Stratix series devices are offered for commercial and industrial temperatures and RoHS-compliant packages. Stratix IV GT devices are only offered for industrial temperatures (0°C to 100°C).

#### Arria V GX FPGA Features

			Maxi	mum Resourc	e Count for A	rria V GX FPG	GAs (1.1 V, 1.1	5 V) <sup>1</sup>	
		5AGXA1	5AGXA3	5AGXA5	5AGXA7	5AGXB1	5AGXB3	5AGXB5	5AGXB7
	ALMs	28,302	58,900	71,698	91,680	113,208	136,880	158,491	190,240
	LEs (K)	75	156	190	242	300	362	420	504
	Registers	113,208	235,600	286,792	366,720	452,832	547,520	633,964	760,960
Irces	M10K memory blocks	800	1,051	1,180	1,366	1,510	1,726	2,054	2,414
Resources	M10K memory (Kb)	8,000	10,510	11,800	13,660	15,100	17,260	20,540	24,140
œ	MLAB memory (Kb)	463	961	1,173	1,448	1,852	2,098	2,532	2,906
	Variable-precision DSP blocks	240	396	600	800	920	1,045	1,092	1,156
	18 x 18 multipliers	480	792	1,200	1,600	1,840	2,090	2,184	2,312
ural	Global clock networks				1	6			
Architectural Features	PLLs <sup>2</sup>	10	10	12	12	12	12	16	16
Arch Fe	Design security					, ,			
	I/O voltage levels supported (V)				1.2, 1.5, 1.8,	2.5, 3.0, 3.3			
	I/O standards supported	LVTTL, LVCMOS, PCI, PCI-X, LVDS, mini-LVDS, RSDS, LVPECL, SSTL-18 (1 and II), SSTL-15 (I and II), SSTL-2 (I and II), HSTL-18 (I and II), HSTL-15 (I and II), HSTL-12 (I and II), Differential SSTL-18 (I and II), Differential SSTL-15 (I and II), Differential SSTL-2 (I and II), Differential HSTL-18 (I and II), Differential HSTL-15 (I and II), Differential HSTL-12 (I and II), Differential HSUL-12							
	LVDS transmitter (TX)	70	70	120	120	160	160	160	160
S	LVDS receiver (RX)	80	80	136	136	176	176	176	176
l/O Features	Embedded DPA circuitry		I	I	•	r	I	I	I
0/1	ост				Series and	differential			
	Programmable drive strength				~	/			
	Transceiver count (6.5536 Gbps)	9	9	24	24	24	24	36	36
	PCIe hard IP blocks (Gen2 x4)	1	1	2	2	2	2	2	2
	Hard memory controllers <sup>3</sup>	2	2	4	4	4	4	4	4
External Memory Interfaces	Memory devices supported		DDR3	3, DDR2, DDR II	+ <sup>4</sup> , QDR II, QDF	R II+, RLDRAM I	II, LPDDR⁴, LPD	DR24	

<sup>1</sup> All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit **www.altera.com**.

<sup>2</sup>The PLL count includes general-purpose fractional PLLs and transceiver fractional PLLs.

 $^{\scriptscriptstyle 3}$  With 16 and 32 bit error correction code (ECC) support.

<sup>4</sup>These memory interfaces are not available as Altera IP.

#### Arria V GT FPGA Features

		Maxim	Maximum Resource Count for Arria V GT FPGAs (1.1 V, 1.15 V) <sup>1</sup>				
		5AGTC3	5AGTC7	5AGTD3	5AGTD7		
	ALMs	58,900	91,680	136,880	190,240		
	LEs (K)	156	242	362	504		
	Registers	235,600	366,720	547,520	760,960		
Resources	M10K memory blocks	1,051	1,366	1,726	2,414		
Reso	M10K memory (Kb)	10,510	13,660	17,260	24,140		
-	MLAB memory (Kb)	961	1,448	2,098	2,906		
	Variable-precision DSP blocks	396	800	1,045	1,156		
	18 x 18 multipliers	792	1,600	2,090	2,312		
ural	Global clock networks		1	6			
Architectural Features	PLLs <sup>2</sup>	10	12	12	16		
Arch Fe	Design security		~	·			
	I/O voltage levels supported (V)		1.2, 1.5, 1.8,	2.5, 3.0, 3.3			
	I/O standards supported	SSTL-2 (I and II), HSTL-1 Differential SSTL-	PCI-X, LVDS, mini-LVDS, RSI 8 (I and II), HSTL-15 (I and I 15 (I and II), Differential SS STL-15 (I and II), Differentia	I), HSTL-12 (I and II), Differe TL-2 (I and II), Differential H	ential SSTL-18 (I and II), STL-18 (I and II),		
	LVDS transmitter (TX)	70	120	160	160		
res	LVDS receiver (RX)	80	136	176	176		
I/O Features	Embedded DPA circuitry			·			
1/0	ОСТ		Series and	differential			
	Programmable drive strength		~	·			
	Transceiver count (10.3125 Gbps/6.5536 Gbps) <sup>3</sup>	4/3	12/6	12/6	20/6		
	PCIe hard IP blocks (Gen2 x4)	1	2	2	2		
	Hard memory controllers <sup>4</sup>	2	4	4	4		
External Memory Interfaces	Memory devices supported	DDR3, [	DDR2, DDR II+ <sup>5</sup> , QDR II, QDF	: II+, RLDRAM II, LPDDR <sup>5</sup> , Li	PDDR2 <sup>5</sup>		

<sup>1</sup> All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.altera.com.

<sup>2</sup>The PLL count includes general-purpose fractional PLLs and transceiver fractional PLLs.

<sup>3</sup>One pair of 10 Gbps transceiver channels can be configured as three 6 Gbps transceiver channels.

<sup>4</sup>With 16 and 32 bit ECC support.

<sup>5</sup>These memory interfaces are not available as Altera IP.

#### Arria V GZ FPGA Features

		Мах	Maximum Resource Count for Arria V GZ FPGAs (0.85 V) <sup>1</sup>				
		5AGZE1	5AGZE3	5AGZE5	5AGZE7		
	ALMs	83,020	135,840	150,960	169,800		
	LEs (K)	220	360	400	450		
	Registers	332,080	543,360	603,840	679,200		
Resources	M20K memory blocks	585	957	1,440	1,700		
Reso	M20K memory (Kb)	11,700	19,140	28,800	34,000		
	MLAB memory (Kb)	2,594	4,245	4,718	5,306		
	Variable-precision DSP blocks	800	1,044	1,092	1,139		
	18 x 18 multipliers	1,600	2,088	2,184	2,278		
ural s	Global clock networks		1	6			
Architectural Features	PLLs <sup>2</sup>	20	20	24	24		
Arch Fe	Design security		Ű	/			
	I/O voltage levels supported (V)	d (V) 1.2, 1.5, 1.8, 2.5, 3.0, 3.3 <sup>3</sup>					
	I/O standards supported	LVTTL, LVCMOS, PCI, PCI-X, LVDS, mini-LVDS, RSDS, LVPECL, SSTL-18 (1 and II), SSTL-15 (I and II), SSTL-2 (I and II), HSTL-18 (I and II), HSTL-15 (I and II), HSTL-12 (I and II), Differential SSTL-18 ((I and II), Differential SSTL-15 (I and II), Differential SSTL-2 (I and II), Differential HSTL-18 (I and II), Differential HSTL-15 (I and II), Differential HSTL-12 (I and II), Differential HSUL-12					
es	LVDS transmitter (TX)	99	99	166	166		
I/O Features	LVDS receiver (RX)	108	108	168	168		
I/0 F	Embedded DPA circuitry		v	/			
	OCT		Series and	differential			
	Programmable drive strength		v	/			
	Transceiver count (12.5 Gbps)	24	24	36	36		
	PCIe hard IP blocks (Gen2 x8, Gen3)	1	1	1	1		
External Memory Interfaces	Memory devices supported		DDR3, DDR2, QDR II, QDR	II+, RLDRAM II, RLDRAM 3			

<sup>1</sup> All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.altera.com.

<sup>2</sup>The PLL count includes general-purpose fractional PLLs and transceiver fractional PLLs.

<sup>3</sup>3.3 V compliant, requires a 3.0 V power supply.

### Arria V SX SoC Features

		Maximum Resource Count	for Arria V SX SoCs (1.1 V) <sup>1</sup>		
		5ASXB3	5ASXB5		
	ALMs	132,075	174,340		
	LEs (K)	350	462		
	Registers	528,300	697,360		
Resources	M10K memory blocks	1,729	2,282		
Reso	M10K memory (Kb)	17,290	17,290		
	MLAB memory (Kb)	2,014	2,658		
	Variable-precision DSP blocks	809	1,090		
	18 x 18 multipliers	1,618	2,180		
	Processor cores (ARM Cortex-A9)	Dual	Dual		
ral	Maximum CPU clock frequency	1.05 GHz	1.05 GHz		
Architectural Features	Global clock networks	10	5		
chit Feat	PLLs <sup>2</sup> (FPGA)	14	14		
Ar	PLLs <sup>2</sup> (HPS)	3	3		
	Design security	<i>_</i>	,		
	I/O voltage levels supported (V)	1.2, 1.5, 1.8, 2.5, 3.0, 3.3			
	I/O standards supported	LVTTL, LVCMOS, PCI, PCI-X, LVDS, mini-LVDS, RSE SSTL-2 (I and II), HSTL-18 (I and II), F Differential SSTL-18 (I and II), Differential SS Differential HSTL-18 (I and II), Differential HST Differential	HSTL-15 (I and II), HSTL-12 (I and II), TL-15 (I and II), Differential SSTL-2 (I and II), TL-15 (I and II), Differential HSTL-12 (I and II),		
	LVDS transmitter (TX)	136	136		
	LVDS receiver (RX)	120	120		
I/O Features	Embedded DPA circuitry		·		
Feat	ОСТ	Series and	differential		
0/1	Programmable drive strength		, ,		
	Transceiver count (6.5536 Gbps)	30	30		
	PCIe hard IP blocks (Gen2 x4)	2	2		
	GPIOs (FPGA)	540	540		
	GPIOs (HPS)	208	208		
	Hard memory controllers <sup>3</sup> (FPGA)	3	3		
	Hard memory controllers <sup>3</sup> (HPS)	1	1		
External Memory Interfaces	Memory devices supported	DDR3, DDR2, DDR, QDR II, QDR	II+, RLDRAM II, LPDDR2 <sup>4</sup> , SDR		

<sup>1</sup>All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.altera.com.

<sup>2</sup>The PLL count includes general-purpose fractional PLLs and transceiver fractional PLLs.

<sup>3</sup>With 16 and 32 bit ECC support.

<sup>4</sup>These memory interfaces are not available as Altera IP.

#### Arria V ST SoC Features

		Maximum Resource Count f	or Arria V ST SoCs (1.1 V) <sup>1</sup>	
		5ASTD3	5ASTD5	
	ALMs	132,075	174,340	
	LEs (K)	350	462	
io.	Registers	528,300	697,360	
Resources	M10K memory blocks	1,729	2,282	
Reso	M10K memory (Kb)	17,290	17,290	
-	MLAB memory (Kb)	2,014	2,658	
	Variable-precision DSP blocks	809	1,090	
	18 x 18 multipliers	1,618	2,180	
	Processor cores (ARM Cortex-A9)	Dual	Dual	
a	Maximum CPU clock frequency	1.05 GHz	1.05 GHz	
Architectural Features	Global clock networks	16		
chite Feat	PLLs <sup>2</sup> (FPGA)	14	14	
Ar	PLLs <sup>2</sup> (HPS)	3	3	
	Design security			
	I/O voltage levels supported (V)	1.2, 1.5, 1.8, 2.5, 3.0, 3.3		
	I/O standards supported	LVTTL, LVCMOS, PCI, PCI-X, LVDS, mini-LVDS, RSD SSTL-2 (I and II), HSTL-18 (I and II), H Differential SSTL-18 (I and II), Differential SST Differential HSTL-18 (I and II), Differential HST Differential	STL-15 (I and II), HSTL-12 (I and II), 'L-15 (I and II), Differential SSTL-2 (I and II), L-15 (I and II), Differential HSTL-12 (I and II),	
	LVDS transmitter (TX)	136	136	
	LVDS receiver (RX)	120	120	
l/O Features	Embedded DPA circuitry			
Feat	ОСТ	Series and d	ifferential	
0/1	Programmable drive strength	1		
	Transceiver count (10.3125 Gbps/6.5536 Gbps)	16/30	16/30	
	PCIe hard IP blocks (Gen2 x4)	2	2	
	GPIOs (FPGA)	540	540	
	GPIOs (HPS)	208	208	
	Hard memory controllers <sup>3</sup> (FPGA)	3	3	
	Hard memory controllers <sup>3</sup> (HPS)	1	1	
External Memory Interfaces	Memory devices supported	DDR3, DDR2, DDR, QDR II, QDR	II+, RLDRAM II, LPDDR2 <sup>4</sup> , SDR	

<sup>1</sup> All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit **www.altera.com.** 

<sup>2</sup>The PLL count includes general-purpose fractional PLLs and transceiver fractional PLLs.

<sup>3</sup>With 16 and 32 bit ECC support.

<sup>4</sup>These memory interfaces are not available as Altera IP.

#### Arria V GX, GT, and GZ FPGAs (0.85 V)<sup>1</sup> Hybrid FBGA (H) FBGA (F) FBGA (F) 672 pin 780 pin 896 pin 1,152 pin 1,517 pin 35 x 35 (mm) 27 x 27 (mm) 29 x 29 (mm) 31 x 31 (mm) 40 x 40 (mm) 1.0-mm pitch 1.0-mm pitch 1.0-mm pitch 1.0-mm pitch 1.0-mm pitch 336 416 320 5AGXA1 9,0 9,0 9,0 336 416 320 5AGXA3 9,0 9,0 9,0 336 384 320 544 5AGXA5 18,0 9,0 9,0 24,0 320 336 384 544 5AGXA7 9,0 18,0 9,0 24,0 704 384 320 544 5AGXB1 24,0 18,0 9,0 24,0 384 320 544 704 5AGXB3 18,0 9,0 24,0 24,0 544 704 5AGXB5 24,0 36,0 544 704 5AGXB7 24,0 36,0 336 416 320 5AGTC3 3,4 3,4 3,4 384 320 544 5AGTC7 3,4 6,12 6.8 384 320 544 704 5AGTD3 6,8 3,4 6,12 6,12 544 704 5AGTD7 6,20 6,12 342 414 5AGZE1 12 24 414 342 5AGZE3 12 24 534 674 5AGZE5 24 36 534 674 5AGZE7 24 36

#### Arria V FPGA Series Package and I/O Matrices

<sup>1</sup>All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.altera.com.

636 8,0 For Arria V GX and GT devices, values on top indicate available user I/O pins and values at the bottom indicate the 6.5536 Gbps and 10.3125 Gbps transceiver count. One pair of 10 Gbps transceiver channels can be configured as three 6 Gbps transceiver channels. For Arria V GZ devices, values on top indicate available user I/O pins and values at the bottom indicate the 12.5 Gbps transceiver count.

Vertical migration (same V<sub>CC</sub>, GND, ISP, and input pins). I/O pins can be migrated across device variants indicated with vertical migration lines of the same color. For vertical migration, the number of user I/Os may be less than the number stated in the table.

Vertical migration is possible only if you use up to 320 I/O pins, up to nine 6.5536 Gbps transceiver count (for Arria V GX devices), and up to four 10.3125 Gbps transceiver count (for Arria V GT devices).

### Arria V FPGA Series Package and I/O Matrices

	Arria V SX and ST SoCs (1.1 V) <sup>1</sup>					
-		FBGA (F)				
	<b>896 pin</b>	<b>1,152 pin</b>	<b>1,517 pin</b>			
	31 x 31 (mm)	35 x 35 (mm)	40 x 40 (mm)			
	1.0-mm pitch	1.0-mm pitch	1.0-mm pitch			
5ASXB3	250, 208	385, 208	540, 208			
	12+0	18+0	30+0			
5ASXB5	250, 208	385, 208	540, 208			
	12+0	18+0	30+0			
5ASTD3	250, 208	385, 208	540, 208			
	12+6	18+8	30+16			
5ASTD5	250, 208	385, 208	540, 208			
	12+6	18+8	30+16			

<sup>1</sup>All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.altera.com.

636, 216 840 Values on top indicate available FPGA user I/O pins and HPS I/O pins; values at the bottom indicate the 6.5536 Gbps plus 10.3125 Gbps transceiver count.

Vertical migration (same V<sub>CC</sub>, GND, ISP, and input pins). For vertical migration, the number of user I/Os may be less than the number stated in the table.

# Cyclone V E FPGA Features

			Maximum Resource	e Count for Cyclone	• V E FPGAs (1.1 V) <sup>1</sup>					
		5CEA2	5CEA4	5CEA5	5CEA7	5CEA9				
	ALMs	9,434	18,480	29,080	56,480	113,560				
	LEs (K)	25	49	77	149.5	301				
	Registers	37,736	73,920	116,320	225,920	454,240				
Resources	M10K memory blocks	176	308	446	686	1,220				
Resol	M10K memory (Kb)	1,760	3,080	4,460	6,860	12,200				
	MLAB memory (Kb)	196	303	424	836	1,717				
	Variable-precision DSP blocks	25	66	150	156	342				
	18 x 18 multipliers	50	132	300	312	684				
ural	Global clock networks	16								
Architectural Features	PLLs <sup>2</sup>	4	4	4 6 6						
Arch Fe	Design security	$\checkmark$								
	I/O voltage levels supported (V)	1.1, 1.2, 1.5, 1.8, 2.5, 3.3								
	I/O standards supported	LVTTL, LVCMOS, PCI, PCI-X, LVDS, mini-LVDS, RSDS, LVPECL, SSTL-18 (1 and II), SSTL-15 (I and II), SSTL-2 (I and II), HSTL-18 (I and II), HSTL-15 (I and II), HSTL-12 (I and II), Differential SSTL-18 (I and II), Differential SSTL-15 (I and II), Differential SSTL-2 (I and II), Differential HSTL-18 (I and II), Differential HSTL-15 (I and II), Differential HSTL-12 (I and II), Differential HSTL-18, Sub-LVDS								
I/O Features	LVDS channels, 875 Mbps receive, 840 Mbps transmit	56	56	60	120	120				
I/O Fe	Embedded DPA circuitry			-						
	ОСТ			Series and differentia						
	Programmable drive strength			$\checkmark$						
	PCIe hard IP blocks			-						
	Hard memory controllers <sup>2</sup>	1	1	2	2	2				
External Memory Interfaces	Memory devices supported	DDR3, DDR2, LPDDR2								

<sup>1</sup> All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit **www.altera.com.** <sup>2</sup> With 16 and 32 bit ECC support.

### Cyclone V GX FPGA Features

		Maximum Resource Count for Cyclone V GX FPGAs (1.1 V) <sup>1</sup>							
		5CGXC3	5CGXC4	5CGXC5	5CGXC7	5CGXC9			
	ALMs	13,460	18,868	29,080	56,480	113,560			
	LEs (K)	35.5	50	77	149.5	301			
	Registers	53,840	75,472	116,320	225,920	454,240			
Resources	M10K memory blocks	135	250	446	686	1,220			
Reso	M10K memory (Kb)	1,350	2,500	4,460	6,860	12,200			
	MLAB memory (Kb)	291	295	424	836	1,717			
	Variable-precision DSP blocks	57	70	150	156	342			
	18 x 18 multipliers	114	140	300	312	684			
ural es	Global clock networks			16					
Architectural Features	PLLs <sup>2</sup>	4	6	6	7	8			
Arch Fe	Design security	/							
	I/O voltage levels supported (V)		1.1, 1.2, 1.5, 1.8, 2.5, 3.3						
	I/O standards supported	LVTTL, LVCMOS, PCI, PCI-X, LVDS, mini-LVDS, RSDS, LVPECL, SSTL-18 (1 and II), SSTL-15 (I and II), SSTL-2 (I and II), HSTL-18 (I and II), HSTL-15 (I and II), HSTL-12 (I and II), Differential SSTL-18 (I and II), Differential SSTL-15 (I and II), Differential SSTL-2 (I and II), Differential HSTL-18 (I and II), Differential HSTL-15 (I and II), Differential HSTL-12 (I and II), Differential HSUL-12, HiSpi, SLVS, Sub-LVDS							
Ires	LVDS channels, 875 Mbps receive, 840 Mbps transmit	52	84	84	120	140			
I/O Features	Embedded DPA circuitry			-					
0/1	ОСТ			Series and differential	l				
	Programmable drive strength			1					
	Transceiver count (3.125 Gbps)	3	6	6	9	12			
	PCIe hard IP blocks (Gen1 x4)	1	2	2	2	2			
	Hard memory controllers <sup>3</sup>	1	2	2	2	2			
External Memory Interfaces	Memory devices supported			DDR3, DDR2, LPDDR2					

<sup>1</sup> All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit **www.altera.com.** 

<sup>2</sup>The PLL count includes general-purpose fractional PLLs and transceiver fractional PLLs.

<sup>3</sup>With 16 and 32 bit ECC support.

## Cyclone V GT FPGA Features

		Maximum Re	esource Count for Cyclone V GT F	PGAs (1.1 V) <sup>1</sup>				
		5CGTD5	5CGTD7	5CGTD9				
	ALMs	29,080	56,480	113,560				
	LEs (K)	77	149.5	301				
	Registers	116,320	225,920	454,240				
Resources	M10K memory blocks	446	686	1,220				
Resol	M10K memory (Kb)	4,460	6,860	12,200				
	MLAB memory (Kb)	424	836	1,717				
	Variable-precision DSP blocks	150	156	342				
	18 x 18 multipliers	300	312	684				
ural	Global clock networks		16					
Architectural Features	PLLs <sup>2</sup>	6	7	8				
Arch Fe	Design security	$\checkmark$						
	I/O voltage levels supported (V)		1.1, 1.2, 1.5, 1.8, 2.5, 3.3					
	I/O standards supported	LVTTL, LVCMOS, PCI, PCI-X, LVDS, mini-LVDS, RSDS, LVPECL, SSTL-18 (1 and II), SSTL-15 (I and II), SSTL-2 (I and II), HSTL-18 (I and II), HSTL-15 (I and II), HSTL-12 (I and II), Differential SSTL-18 (I and II), Differential SSTL-15 (I and II), Differential SSTL-2 (I and II), Differential HSTL-18 (I and II), Differential HSTL-15 (I and II), Differential HSTL-12 (I and II), Differential HSUL-12, HiSpi, SLVS, Sub-LVDS						
s	LVDS channels, 875 Mbps receive, 840 Mbps transmit	84	120	140				
ature	Embedded DPA circuitry		-					
I/O Features	ОСТ		Series and differential					
-	Programmable drive strength		1					
	Transceiver count (6.144 Gbps) <sup>3</sup>	6	9	12				
	PCle hard IP blocks (Gen2 x1, x2, and x4, Gen1 x4)	2	2	2				
	Hard memory controllers <sup>4</sup>	2	2	2				
External Memory Interfaces	Memory devices supported	DDR3, DDR2, LPDDR2						

<sup>1</sup> All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.altera.com.

 $^{\rm 2}$  The PLL count includes general-purpose fractional PLLs and transceiver fractional PLLs.

<sup>3</sup> Automotive grade Cyclone V GT FPGAs come with a 5 Gbps transceiver.

<sup>4</sup>With 16 and 32 bit ECC support.

### Cyclone V SE SoC Features

		Maxin	num Resource Count for	Cyclone V GT FPGAs (1.	1 V) <sup>1</sup>		
		5CSEA2	5CSEA4	5CSEA5	5CSEA6		
	ALMs	9,434	15,094	32,075	41,509		
	LEs (K)	25	25 40		110		
	Registers	37,736	60,376	128,300	166,036		
Resources	M10K memory blocks	140	270	397	557		
Resol	M10K memory (Kb)	1,400	2,700	3,970	5,570		
	MLAB memory (Kb)	138	231	480	621		
	Variable-precision DSP blocks	36	84	87	112		
	18 x 18 multipliers	72	168	174	224		
	Processor cores (ARM Cortex-A9)	Single or dual	Single or dual	Single or dual	Single or dual		
le	Maximum CPU clock frequency	925 MHz	925 MHz	925 MHz	925 MHz		
Architectural Features	Global clock networks	16					
rchite Feat	PLLs <sup>2</sup> (FPGA)	5	5	6	6		
A	PLLs <sup>2</sup> (HPS)	3	3	3	3		
	Design security						
	I/O voltage levels supported (V)	1.1, 1.2, 1.5, 1.8, 2.5, 3.3					
	I/O standards supported	SSTL-2 (I and II), HSTL-18 Differential SSTL-1	8 (I and II), HSTL-15 (I and I 5 (I and II), Differential SS	DS, LVPECL, SSTL-18 (1 and I I), HSTL-12 (I and II), Differe TL-2 (I and II), Differential H and II), Differential HSUL-1	ntial SSTL-18 (I and II), STL-18 (I and II),		
	LVDS channels, 875 Mbps receive, 840 Mbps transmit	37, 32	37, 32	72, 72	72, 72		
res	Embedded DPA circuitry		-	-			
I/O Features	ОСТ		Series and	differential			
10/1	Programmable drive strength		~	·			
	PCIe hard IP blocks		-				
	GPIOs (FPGA)	145	145	288	288		
	GPIOs (HPS)	181	181	181	181		
	Hard memory controllers <sup>3</sup> (FPGA)	1	1	1	1		
	Hard memory controllers <sup>3</sup> (HPS)	1	1	1	1		
External Memory Interfaces	Memory devices supported		DDR3, DDR	2, LPDDR2			

<sup>1</sup> All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit **www.altera.com.** <sup>2</sup> The PLL count includes general-purpose fractional PLLs and transceiver fractional PLLs. <sup>3</sup> With 16 and 32 bit ECC support.

### Cyclone V SX SoC Features

		Ма	kimum Resource Count fo	or Cyclone V SX SoCs (1.1	<b>V</b> ) <sup>1</sup>	
		5CSXC2	5CSXC4	5CSXC5	5CSXC6	
	ALMs	9,434	15,094	32,075	41,509	
	LEs (K)	25	40	85	110	
	Registers	37,736	60,376	128,300	166,036	
Resources	M10K memory blocks	140	270	397	557	
Resol	M10K memory (Kb)	1,400	2,700	3,970	5,570	
	MLAB memory (Kb)	138	231	480	621	
	Variable-precision DSP blocks	36	84	87	112	
	18 x 18 multipliers	72	168	174	224	
	Processor cores (ARM Cortex-A9)	Dual	Dual	Dual	Dual	
le	Maximum CPU clock frequency	925 MHz	925 MHz	925 MHz	925 MHz	
Architectural Features	Global clock networks		1	6		
rchitectur Features	PLLs <sup>2</sup> (FPGA)	5	5	6	6	
	PLLs <sup>2</sup> (HPS)	3	3	3	3	
	Design security					
	I/O voltage levels supported (V)		1.1, 1.2, 1.5,	1.8, 2.5, 3.3		
	I/O standards supported	LVTTL, LVCMOS, PCI, PCI-X, LVDS, mini-LVDS, RSDS, LVPECL, SSTL-18 (1 and II), SSTL-15 (I and II), SSTL-2 (I and II), HSTL-18 (I and II), HSTL-15 (I and II), HSTL-12 (I and II), Differential SSTL-18 (I and II), Differential SSTL-15 (I and II), Differential SSTL-2 (I and II), Differential HSTL-18 (I and II), Differential HSTL-15 (I and II), Differential HSTL-12 (I and II), Differential HSTL-18, I and II),				
	LVDS channels, 875 Mbps receive, 840 Mbps transmit	37, 32	37, 32	72, 72	72, 72	
۲۵ ۱۵	Embedded DPA circuitry		-	-		
I/O Features	ОСТ		Series and	differential		
0 Fea	Programmable drive strength		v	/		
1	Transceiver count (3.125 Gbps)	6	6	9	9	
	PCIe hard IP blocks (Gen1 x4)	2	2	<b>2</b> <sup>3</sup>	2 <sup>3</sup>	
	GPIOs (FPGA)	145	145	288	288	
	GPIOs (HPS)	181	181	181	181	
	Hard memory controllers <sup>4</sup> (FPGA)	1	1	1	1	
	Hard memory controllers <sup>4</sup> (HPS)	1	1	1	1	
External Memory Interfaces	Memory devices supported	DDR3, DDR2, LPDDR2				

<sup>1</sup> All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.altera.com.

 $^{\rm 2}$  The PLL count includes general-purpose fractional PLLs and transceiver fractional PLLs.

<sup>3</sup>One PCIe hard IP block in U672 package.

<sup>4</sup>With 16 and 32 bit ECC support.

### Cyclone V ST SoC Features

		Maximum Resource Count fo	or Cyclone V ST SoCs (1.1 V) <sup>1</sup>		
		5CSTD5	5CSTD6		
	ALMs	32,075	41,509		
	LEs (K)	85	110		
s	Registers	128,300	166,036		
Resources	M10K memory blocks	397	557		
leso	M10K memory (Kb)	3,970	5,570		
Ľ.	MLAB memory (Kb)	480	621		
	Variable-precision DSP blocks	87	112		
	18 x 18 multipliers	174	224		
es	Processor cores (ARM Cortex-A9)	Dual	Dual		
Architectural Features	Maximum CPU clock frequency	925 MHz	925 MHz		
Iral F	Global clock networks	1	6		
itectu	PLLs <sup>2</sup> (FPGA)	6	6		
Archi	PLLs <sup>2</sup> (HPS)	3	3		
	Design security				
	I/O voltage levels supported (V)	1.1, 1.2, 1.5,	1.8, 2.5, 3.3		
	I/O standards supported	LVTTL, LVCMOS, PCI, PCI-X, LVDS, mini-LVDS, RSDS, LVPECL, SSTL-18 (1 and II), SSTL-15 (I and II), SSTL-2 (I and II), HSTL-18 (I and II), HSTL-15 (I and II), HSTL-12 (I and II), Differential SSTL-18 ((I and II), Differential SSTL-15 (I and II), Differential SSTL-2 (I and II), Differential HSTL-18 (I and II), Differential HSTL-15 (I and II), Differential HSTL-12 (I and II), Differential HSUL-12, HiSpi, SLVS, Sub-LVDS			
	LVDS channels, 875 Mbps receive, 840 Mbps transmit	72	72		
S	Embedded DPA circuitry	-	-		
I/O Features	ОСТ	Series and	differential		
/O Fe	Programmable drive strength		/		
-	Transceiver count (6.144 Gbps)	9	9		
	PCIe hard IP blocks (Gen2 x1,x2, and x4, Gen1 x4)	2	2		
	GPIOs (FPGA)	288	288		
	GPIOs (HPS)	181	181		
	Hard memory controllers <sup>3</sup> (FPGA)	1	1		
	Hard memory controllers <sup>3</sup> (HPS)	1	1		
External Memory Interfaces	Memory devices supported	DDR3, DDR	2, LPDDR2		

<sup>1</sup> All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit **www.altera.com.** 

<sup>2</sup>The PLL count includes general-purpose fractional PLLs and transceiver fractional PLLs.

<sup>3</sup>With 16 and 32 bit ECC support.

### Cyclone V FPGA Series Package and I/O Matrices

	Cyclone V E, GX, and GT FPGAs (1.1 V) <sup>1</sup>									
		MBGA (M)		UBG	A (U)			FBGA (F)		
	<b>301 pin</b> 11 x 11 (mm) 0.5-mm pitch	<b>383 pin</b> 13 x 13 (mm) 0.5-mm pitch	<b>484 pin</b> 15 x 15 (mm) 0.5-mm pitch	<b>324 pin</b> 15 x 15 (mm) 0.8-mm pitch	<b>484 pin</b> 19 x 19 (mm) 0.8-mm pitch	<b>256 pin</b> 17 x 17 (mm) 1.0-mm pitch	<b>484 pin</b> 23 x 23 (mm) 1.0-mm pitch	<b>672 pin</b> 27 x 27 (mm) 1.0-mm pitch	<b>896 pin</b> 31 x 31 (mm) 1.0-mm pitch	<b>1,152 pin</b> 35 x 35 (mm) 1.0-mm pitch
5CEA2		223		176	224	128	224			
5CEA4		223		176	224	128	224			
5CEA5		175			224		240			
5CEA7			240		240		240	336	480	
5CEA9					240		224	336	480	
5CGXC3				144 3	208 3		208 3			
5CGXC4	129 4	175 6			224 6		240 6	336 6		
5CGXC5	129 4	175 6			224 6		240 6	336 6		
5CGXC7			240 3		240 6		240 6	336 9	480 9	
5CGXC9					240 5		224 6	336 9	480 12	560 12
5CGTD5	129 4	175 6			224 6		240 6	336 6		
5CGTD7			240 3		240 6		240 6	336 9	480 9	
5CGTD9					240 5		224 6	336 9	480 12	560 12

<sup>1</sup>All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.altera.com.

<sup>636</sup><sub>12</sub> Values on top indicate available user I/O pins; values at the bottom indicate the 3.125 Gbps, 5 Gbps, or 6.144 Gbps transceiver count.

T Vertical migration (same V<sub>CC</sub>, GND, ISP, and input pins). For vertical migration, the number of user I/Os may be less than the number stated in the table.

This vertical migration can be achieved if you use only up to 175 GPIOs.

### Cyclone V FPGA Series Package and I/O Matrices

		Cyclone V SE, SX, and ST SoCs (1.1 V) <sup>1</sup>	
	UBGA	λ (U)	FBGA (F)
	<b>484 pin</b> 19 x 19 (mm) 0.8-mm pitch	<b>672 pin</b> 23 x 23 (mm) 0.8-mm pitch	<b>896 pin</b> 31 x 31 (mm) 1.0-mm pitch
5CSEA2	66, 151 0	145, 181 0	
5CSEA4	66, 151 0	145, 181 0	
5CSEA5	66, 151 0	145, 181 0	288, 181 0
5CSEA6	66, 151 0	145, 181 0	288, 181 0
5CSXC2		145, 181 6	
5CSXC4		145, 181 6	
5CSXC5		145, 181 9	288, 181 9
5CSXC6		145, 181 9	288, 181 9
5CSTD5			288, 181 9
5CSTD6			288, 181 9

<sup>1</sup>All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.altera.com.

636, 161 Values on top indicate available FPGA user I/O pins and HPS I/O pins; values at the bottom indicate the 3.125 Gbps or 5 Gbps transceiver count.

Yertical migration (same V<sub>cc</sub>, GND, ISP, and input pins). For vertical migration, the number of user I/Os may be less than the number stated in the table.

This vertical migration can be achieved if you use only up to 138 GPIOs.

#### Stratix IV GT FPGA Features

			Maximum Re	source Count for	Stratix IV GT FPG	As (0.95 V) <sup>1</sup>			
		EP4S40G2	EP4S40G5	EP4S100G2	EP4S100G3	EP4S100G4	EP4S100G5		
	ALMs	91,200	212,480	91,200	116,480	141,440	212,480		
	LEs (K)	228	531	228	291	354	531		
	Registers <sup>2</sup>	182,400	424,960	182,400	232,960	282,880	424,960		
Irces	M9K memory blocks	1,235	1,280	1,235	936	1,248	1,280		
Resources	M144K memory blocks	22	64	22	36	48	64		
	MLAB memory (Kb)	2,850	6,640	2,850	3,640	4,420	6,640		
	Embedded memory (Kb)	14,283	20,736	14,283	13,608	18,144	20,736		
	18 x 18 multipliers	1,288	1,024	1,288	832	1,024	1,024		
es	Global clock networks			16	5	1	1		
atur	Regional clock networks	64	88	64	88	88	88		
al Fe	Periphery clock networks	88	112	88	112	112	112		
ctur	PLLs	8	8	8	12	12	12		
Architectural Features	Design security	$\checkmark$							
Ar	Others	Plug & Play Signal Integrity, Programmable Power Technology							
	I/O voltage levels supported (V)			1.2, 1.5, 1.8	3, 2.5, 3.3 <sup>3</sup>				
	I/O standards supported	LVTTL, LVCMOS, PCI, PCI-X, LVDS, mini-LVDS, RSDS, LVPECL, SSTL-18 (1 and II), SSTL-15 (I and II), SSTL-2 (I and II), HSTL-18 (I and II), HSTL-15 (I and II), HSTL-12 (I and II), Differential SSTL-18 (I and II), Differential SSTL-15 (I and II), Differential SSTL-2 (I and II), Differential HSTL-18 (I and II), Differential HSTL-15 (I and II), Differential HSTL-12 (I and II), Differential HSUL-12							
es	Emulated LVDS channels, 1,100 Mbps	192	256	192	256	256	256		
l/O Features	LVDS channels, 1,600 Mbps (receive/transmit)			46/-	46				
2	Embedded DPA circuitry			/	,				
	ОСТ			Series, parallel, a	and differential				
	Transceiver count <sup>4</sup> (11.3 Gbps/8.5 Gbps/6.5 Gbps)	12/12/12	12/12/12	24/0/12	24/8/16	24/8/16	32/0/16		
	PCIe hard IP blocks	2	2	2	4	4	4		
	Memory devices supported		DDR3, I	DDR2, DDR, QDR II,	QDR II+, RLDRAM	2, SDR			

 $^{1}\mbox{Available}$  in industrial temperatures only (0°C to 100°C).

<sup>2</sup>The base core logic register count is shown. The ALM can support three registers when used in LUTREG mode, which increases total register count by an additional 50 percent. <sup>3</sup> 3.3 V compliant, requires a 3.0 V power supply.

<sup>4</sup>The total transceiver count is the sum of the 11.3, 8.5, and 6.5 Gbps transceivers.

#### Stratix IV GX FPGA Features

			Maxim	um Resource C	ount for Strati	x IV GX FPGAs	(0.9 V)		
		EP4SGX70	EP4SGX110	EP4SGX180	EP4SGX230	EP4SGX290	EP4SGX360	EP4SGX530	
	ALMs	29,040	42,240	70,300	91,200	116,480	141,440	212,480	
	LEs (K)	73	106	176	228	291	354	531	
	Registers <sup>1</sup>	58,080	84,480	140,600	182,400	232,960	282,880	424,960	
Resources	M9K memory blocks	462	660	950	1,235	936	1,248	1,280	
Reso	M144K memory blocks	16	16	20	22	36	48	64	
	MLAB memory (Kb)	908	1,320	2,197	2,850	3,640	4,420	6,640	
	Embedded memory (Kb)	6,462	8,244	11,430	14,283	13,608	18,144	20,736	
	18 x 18 multipliers	384	512	920	1,288	832	1,040 <sup>2</sup>	1,024	
s	Global clock networks				16				
ature	Regional clock networks	64	64	64	64	88	88	88	
al Fe	Periphery clock networks	56	56	88	88	88	88	112	
ectur	PLLs	4	4	8	8	12	12	12	
Architectural Features	Design security	J							
A	Others	Plug & Play Signal Integrity, Programmable Power Technology							
	I/O voltage levels supported (V)			1.2	2, 1.5, 1.8, 2.5, 3	.3 <sup>3</sup>			
	I/O standards supported	SSTL-2 (I aı Diffe	nd II), HSTL-18 (I erential SSTL-15	and II), HSTL-15 (I and II), Differe	5 (I and II), HSTL ential SSTL-2 (I a	CL, SSTL-18 (1 a -12 (I and II), Dif nd II), Differentia I2 (I and II), Diffe	ferential SSTL-1 al HSTL-18 (I an	8 (I and II), d II),	
s	Emulated LVDS channels, 1,100 Mbps	128	128	192	192	256	256	256	
I/O Features	LVDS channels, 1,600 Mbps (receive/transmit)	56/56	56/56	88/88	88/88	98/98	98/98	98/98	
0/1	Embedded DPA circuitry								
	OCT			Series, p	parallel, and diff	erential			
	Transceiver count (8.5 Gbps/6.5 Gbps) <sup>4</sup>	16/8	16/8	24/12	24/12	32/16	32/16	32/16	
	PCIe hard IP blocks	2	2	2	2	4	4	4	
	Memory devices supported		DE	DR3, DDR2, DDR	, QDR II, QDR II-	+, RLDRAM 2, SD	R		

<sup>1</sup>The base core logic register count is shown. The ALM can support three registers when used in LUTREG mode, which increases the total register count by an additional 50 percent. <sup>2</sup> The EP4SGX360N device has 1,024 18 x 18 multipliers.

<sup>3</sup> 3.3 V compliant, requires a 3.0 V power supply.

<sup>4</sup>The total transceiver count is the sum of 8.5 and 6.5 Gbps transceivers.

### Stratix IV E FPGA Features

		Ma	aximum Resource Count f	or Stratix IV E FPGAs (0.9	V)			
		EP4SE230	EP4SE360	EP4SE530	EP4SE820			
	ALMs	91,200	141,440	212,480	325,220			
	LEs (K)	228	354	531	813			
	Registers <sup>1</sup>	182,400	282,880	424,960	650,440			
Resources	M9K memory blocks	1,235	1,248	1,280	1,610			
Reso	M144K memory blocks	22	48	64	60			
	MLAB memory (Kb)	2,850	4,420	6,640	10,163			
	Embedded memory (Kb)	14,283	18,144	20,736	23,130			
	18 x 18 multipliers	1,288	1,040	1,024	960			
S	Global clock networks		16					
ature	Regional clock networks	64	88	88	88			
al Fe	Periphery clock networks	88	88	112	132			
Architectural Features	PLLs	4	12	12	12			
rchit	Design security							
A	Others		Programmable P	ower Technology				
	I/O voltage levels supported (V)		1.2, 1.5, 1.	8, 2.5, 3.3²				
es	I/O standards supported	SSTL-2 (I and II), HSTL-1 Differential SSTL	LVTTL, LVCMOS, PCI, PCI-X, LVDS, mini-LVDS, RSDS, LVPECL, SSTL-18 (1 and II), SSTL-15 (I and II), SSTL-2 (I and II), HSTL-18 (I and II), HSTL-15 (I and II), HSTL-12 (I and II), Differential SSTL-18 (I and II), Differential SSTL-15 (I and II), Differential SSTL-2 (I and II), Differential HSTL-18 (I and II), Differential HSTL-15 (I and II), Differential HSTL-12 (I and II), Differential HSUL-12					
I/O Features	Emulated LVDS channels, 1,100 Mbps	128	256	256	288			
0/1	LVDS channels, 1,600 Mbps (receive/transmit)	56/56	88/88	112/112	132/132			
	Embedded DPA circuitry		•	/				
	ОСТ		Series, parallel,	and differential				
	Memory devices supported		DDR3, DDR2, DDR, QDR II	, QDR II+, RLDRAM 2, SDR				

<sup>1</sup> Base core logic register count is shown. The ALM can support three registers when used in LUTREG mode, which can increase the total register count by an additional 50 percent. <sup>2</sup> 3.3 V compliant, requires a 3.0 V power supply.

#### Stratix IV FPGA Series Package and I/O Matrices

				FBG	A (F) <sup>1</sup>		
		<b>780 pin</b> 29 x 29 (mm) 1.0-mm pitch	<b>1,152 pin</b> 35 x 35 (mm) 1.0-mm pitch	<b>1,152 pin</b> 35 x 35 (mm) 1.0-mm pitch	<b>1,517 pin</b> 40 x 40 (mm) 1.0-mm pitch	<b>1,760 pin</b> 42.5 x 42.5 (mm) 1.0-mm pitch	<b>1,932 pin</b> 45 x 45 (mm) 1.0-mm pitch
	EP4S40G2				646 12+12+12		
	EP4S40G5				646 <sup>4</sup> 12+12+12		
Stratix IV GT	EP4S100G2				646 24+0+12		
FPGAs (0.95 V)	EP4S100G3						769 24+8+16
	EP4S100G4						769 24+8+16
	EP4S100G5				646 <sup>4</sup> 24+0+12		769 32+0+16
	EP4SGX70	368 8+0		480 16+8			
	EP4SGX110	368 8+0	368 16+0	480 16+8			
	EP4SGX180	368 8+0	560 16+0	560 16+8	736 24+12		
Stratix IV GX FPGAs (0.9 V) <sup>2</sup>	EP4SGX230	368 8+0	560 16+0	560 16+8	736 24+12		
	EP4SGX290	288 <sup>3</sup> 16+0	560 16+0	560 16+8	736 24+12	864 24+12	904 32+16
	EP4SGX360	288 <sup>3</sup> 16+0	560 16+0	560 16+8	736 24+12	864 24+12	904 32+16
	EP4SGX530			560 <sup>4</sup> 16+8	736 <sup>4</sup> 24+12	864 24+12	904 32+16
	EP4SE820		7364		960 <sup>4</sup>	1,104	
Stratix IV E	EP4SE530		7364		9604	960	
FPGAs	EP4SE360	480 <sup>2</sup>	736				
	EP4SE230	480					

<sup>1</sup>FineLine ball grid array.

<sup>2</sup> I/O count does not include dedicated clock inputs that can be used as data inputs.

<sup>3</sup>Hybrid package (flip chip) FBGA: 35 x 35 (mm) 1.0-mm pitch.

<sup>4</sup>Hybrid package (flip chip) FBGA: 42.5 x 42.5 (mm) 1.0-mm pitch.

636 12+12+12 Values on top indicate available user I/O pins; values on bottom indicate the sum of 11.3, 8.5, and 6.5 Gbps transceiver count.

 $\frac{636}{8+0}$  Values on top indicate available user I/O pins; values at the bottom indicate the sum of 8.5 and 6.5 Gbps transceiver count.

288 Number indicates available user I/O pins.

Vertical migration (same V<sub>CC</sub>, GND, ISP, and input pins). For vertical migration, the number of user I/Os may be less than the number stated in the table. Stratix series devices are offered in commercial and industrial temperatures and RoHS-compliant packages. Stratix IV GT devices are only offered in industrial temperatures (0°C to 100°C).

### Arria II GZ FPGA Features

		Maximum R	esource Count for Arria II GZ Fl	PGAs (0.9 V)				
		EP2AGZ225	EP2AGZ300	EP2AGZ350				
	ALMs	89,600	119,200	139,400				
	LEs (K)	224	298	349				
	Registers <sup>1</sup>	179,200	238,400	278,800				
urces	M9K memory blocks	1,235	1,248	1,248				
Resources	M144K memory blocks	0	24	36				
	MLAB memory (Kb)	2,850	4,420	4,420				
	Embedded memory (Kb)	11,115	14,688	16,416				
	18 x 18 multipliers	800	920	1,040				
Ires	Global clock networks		16					
Featu	Regional clock networks	64	88	88				
Architectural Features	Periphery clock networks		88					
litect	PLLs	8	8	8				
Arch	Design security							
	I/O voltage levels supported (V)	1.2, 1.5, 1.8, 2.5, 3.0						
	I/O standards supported	SSTL-15 (I and II), SSTL-2 (I Differential SSTL-18 ((I and	PCI-X, LVDS, mini-LVDS, RSDS, LVPE and II), HSTL-18 (I and II), HSTL-15 II), Differential SSTL-15 (I and II), D I), Differential HSTL-15 (I and II), Di Differential HSUL-12	(I and II), HSTL-12 (I and II), ifferential SSTL-2 (I and II),				
tures	Emulated LVDS channels, 1,152 Mbps	184	184	184				
I/O Features	LVDS channels, 1,250 Mbps (receive/transmit)		Up to 86					
	Embedded DPA circuitry		$\checkmark$					
	ОСТ		Series and differential					
	Transceiver count (6.375 Gbps)		Up to 24					
	PCIe hard IP blocks (Base specification, Rev 1.1, 2.0, etc.)							
External Memory Interfaces	Memory devices supported	DDF	3, DDR2, DDR, QDR II, RLDRAM 2,	SDR				

<sup>1</sup> Base core logic register count is shown. The ALM can support three registers when used in LUTREG mode, which can increase the total register count by an additional 50 percent.

### Arria II GX FPGA Features

			Maximum R	esource Count f	or Arria II GX FP	GAs (0.9 V)					
		EP2AGX45	EP2AGX65	EP2AGX95	EP2AGX125	EP2AGX190	EP2AGX260				
	ALMs	18,050	25,300	37,470	49,640	76,120	102,600				
	LEs (K)	43	60	89	118	118	244				
ces	Registers <sup>1</sup>	36,100	50,600	74,940	99,280	152,240	205,200				
Resources	M9K memory blocks	319	495	612	730	840	950				
	MLAB memory (Kb)	564	791	1,171	1,551	2,379	3,206				
	Embedded memory (Kb)	2,871	4,455	5,508	6,570	7,560	8,550				
	18 x 18 multipliers	232	312	448	576	656	736				
S	Global clock networks	16									
Architectural Features	Regional clock networks	48									
al Fe	Periphery clock networks	50	50	59	59	84	84				
ectur	PLLs	4	4	6	6	6	6				
rchit	Design security	$\checkmark$									
A	Others	Plug & Play Signal Integrity									
	I/O voltage levels supported (V)	1.2, 1.5, 1.8, 2.5, 3.0, 3.3									
s	I/O standards supported	LVTTL, LVCMOS, PCI, PCI-X, LVDS, mini-LVDS, RSDS, LVPECL, SSTL-18 (1 and II), SSTL-15 (I and II), SSTL-2 (I and II), HSTL-18 (I and II), HSTL-15 (I and II), HSTL-12 (I and II), Differential SSTL-18 (I and II), Differential SSTL-15 (I and II), Differential SSTL-2 (I and II), Differential HSTL-18 (I and II), Differential HSTL-15 (I and II), Differential HSTL-12 (I and II), Differential HSUL-12									
ature	Emulated LVDS channels, 945 Mbps	56	56	64	64	96	96				
I/O Features	LVDS channels, 1,250 Mbps (receive/transmit)	85/84	85/84	105/104	105/104	145/144	145/144				
	Embedded DPA circuitry			•	/						
	OCT			Series and	differential						
	Transceiver count (6.375 Gbps)	8	8	12	12	16	16				
	PCIe hard IP block (Gen1)			1							
External Memory Interfaces	Memory devices supported			DDR3, DDR2,	DDR, QDR II						

<sup>1</sup>This is the base core logic register count. The ALM can support three registers when used in LUTREG mode, which increases total register count by an additional 50 percent.

### Arria II GZ and GX FPGA Series Package and I/O Matrices

		Arria II G	X FPGAs (0.9 V)	
	UBGA (U) <sup>1</sup>		FBGA (F)	
	<b>358 pin</b> 17 x 17 (mm) 0.8-mm pitch	<b>572 pin</b> 25 x 25 (mm) 1.0-mm pitch	<b>780 pin</b> 29 x 29 (mm) 1.0-mm pitch	<b>1,152 pin</b> 35 x 35 (mm) 1.0-mm pitch
EP2AGX45	156 4	252 8	364 8	
EP2AGX65	156 <mark>-</mark> 4	252 8	364 8	
EP2AGX95		260 8	372 12	452 12
EP2AGX125		260 8	372 12	452 12
EP2AGX190			372 12	612 16
EP2AGX260			372 12	612 16

<sup>1</sup>Ultra FineLine ball grid array.

726 24 Values on top indicate available user I/O pins; values at the bottom indicate the 6.375 Gbps transceiver count.

Vertical migration (same V<sub>CC</sub>, GND, ISP, and input pins). For vertical migration, the number of user I/Os may be less than the number stated in the table.

		Arria II GZ FPGAs (0.9 V)	
	Hybrid FBGA (H)	FBG	A (F)
	<b>780 pin</b>	<b>1,152 pin</b>	<b>1,517 pin</b>
	33 x 33 (mm)	35 x 35 (mm)	40 x 40 (mm)
	1.0-mm pitch	1.0-mm pitch	1.0-mm pitch
EP2AGZ225		554 16	734 24
EP2AGZ300	281	554	734
	16	16	24
EP2AGZ350	281	554	734
	16	16	24

 $\frac{636}{12}$  Values on top indicate available user I/O pins; values at the bottom indicate the 6.375 Gbps transceiver count.

Yertical migration (same V<sub>cc</sub>, GND, ISP, and input pins). For vertical migration, the number of user I/Os may be less than the number stated in the table.

# Cyclone IV GX FPGA Features

			Maxim	um Resource C	Count for Cyclo	one IV GX FPGA	As (1.2 V)				
		EP4CGX15	EP4CGX22	EP4CGX30	EP4CGX50	EP4CGX75	EP4CGX110	EP4CGX150			
	LEs (K)	14	21	29	50	74	109	150			
Resources	M9K memory blocks	60	84	120	278	462	666	720			
Reso	Embedded memory (Kb)	540	756	1,080	2,502	4,158	5,490	6,480			
	18 x 18 multipliers	0	40	80	140	198	280	360			
Architectural Features	Global clock networks	20	20	20	30	30	30	30			
Archi Fea	PLLs	3	4	4	8	8	8	8			
	I/O voltage levels supported (V)		1.2, 1.5, 1.8, 2.5, 3.3								
	I/O standards supported	ŀ	LVTTL, LVCMOS, PCI, PCI-X, LVDS, mini-LVDS, RSDS, LVPECL, SSTL-18 (1 and II), SSTL-15 (I and II), SSTL-2 (I and II), HSTL-18 (I and II), HSTL-15 (I and II), HSTL-12 (I and II), Differential SSTL-18 (I and II), Differential SSTL-15 (I and II), Differential SSTL-2 (I and II), Differential HSTL-18 (I and II), Differential HSTL-15 (I and II), Differential HSTL-12 (I and II), Differential HSUL-12								
ature	Emulated LVDS channels	9	40	40	73	73	139	139			
I/O Features	LVDS channels, 840 Mbps (receive/transmit)	7/7	14/14	14/14	49/49	49/49	59/59	59/59			
	Transceiver count <sup>1</sup> (2.5 Gbps/3.125 Gbps)	2/0	2, 0 / 4, 0	4, 0 / 0, 4²	0, 8	0, 8	0, 8	0, 8			
	PCIe hard IP blocks (Gen1)				1						
External Memory Interfaces	Memory devices supported		DDR2, DDR, SDR								

<sup>1</sup> Transceiver performance varies by product line and package offering.

<sup>2</sup> EP4CGX30 supports 3.125 Gbps transceivers only in F484 package option.

# Cyclone IV E FPGA Features

				Maxin	num Resourc	e Count for (	Cyclone IV E	FPGAs			
		EP4CE6	EP4CE10	EP4CE15	EP4CE22	EP4CE30	EP4CE40	EP4CE55	EP4CE75	EP4CE115	
	LEs (K)	6	10	15	22	29	40	56	75	114	
ces	M9K memory blocks	30	46	56	66	66	126	260	305	432	
Resources	Embedded memory (Kb)	270	414	504	594	594	1,134	2,340	2,745	3,888	
	18 x 18 multipliers	15	23	56	66	66	116	154	200	266	
Architectural Features	Global clock networks	10	10	20	20	20	20	20	20	20	
Archit Feat	PLLs	2	2	4	4	4	4	4	4	4	
S	I/O voltage levels supported (V)	1.2, 1.5, 1.8, 2.5, 3.3									
I/O Features	I/O standards supported	HSTL-18	(I and II), HST	L-15 (I and II)	, HSTL-12 (I an al HSTL-18 (I a	d II), Different	L-18 (1 and II) ial SSTL-18 (1 a ntial HSTL-15 ( -12	and II), Differe	ntial SSTL-15	(I and II),	
	LVDS channels	66	66	137	52	224	224	160	178	230	
External Memory Interfaces	Memory devices supported		DDR2, DDR, SDR								

# Cyclone III FPGA Features

			М	aximum Reso	urce Count f	or Cyclone II	I FPGAs (1.2 \	/)		
		EP3C5	EP3C10	EP3C16	EP3C25	EP3C40	EP3C55	EP3C80	EP3C120	
	LEs (K)	5	10	15	25	40	56	81	119	
Resources	M9K memory blocks	46	46	56	66	126	260	305	432	
Reso	Embedded memory (Kb)	414	414	504	594	1,134	2,340	2,745	3,888	
	18 x 18 multipliers	23	23	56	66	126	156	244	288	
ural	Global clock networks	10	10	20	20	20	20	20	20	
Architectural Features	PLLs	2	2	4	4	4	4	4	4	
Ard Fe	Design security				-	-				
	I/O voltage levels supported (V)	1.2, 1.5, 1.8, 2.5, 3.3								
I/O Features	I/O standards supported	LVTTL, LVCMOS, PCI, PCI-X, LVDS, LVPECL, SSTL-18 (1 and II), SSTL-2 (I and II), HSTL-18 (I and II), HSTL-15 (I and II), Differential SSTL-18 (I and II), Differential SSTL-2 (I and II), Differential HSTL								
I/O Fe	Emulated LVDS channels, 840 Mbps	66	66	136	79	223	159	177	229	
	ост				Series and	differential				
External Memory Interfaces	Memory devices supported		Series and differential DDR2, DDR, SDR							

# Cyclone III LS FPGA Features

		Ма	kimum Resource Count for C	Cyclone III LS FPGAs (1.2 V	()						
		EP3CLS70	EP3CLS100	EP3CLS150	EP3CLS200						
	LEs (K)	70	100	151	198						
Resources	M9K memory blocks	333	483	666	891						
Resol	Embedded memory (Kb)	2,997	4,347	5,994	8,019						
	18 x 18 multipliers	200 276 320		396							
ural es	Global clock networks		20								
Architectural Features	PLLs		4								
Ard Fe	Design security		✓								
	I/O voltage levels supported (V)		1.2, 1.5, 1.8,	2.5, 3.3							
I/O Features	I/O standards supported		VDS, LVPECL, SSTL-18 (1 and II) al SSTL-18 (I and II), Differentia								
I/O Fe	LVDS channels, 840 Mbps		169								
	ОСТ		Series and dif	ferential							
External Memory Interfaces	Memory devices supported		DDR2, DDR	s, SDR							

# Cyclone IV GX and E FPGA Series Package and I/O Matrices

			Cyclone IV GX	FPGAs (1.2 V)		
	QFN (N) <sup>1</sup>			FBGA (F)		
	<b>148 pin</b> 11 x 11 (mm) 0.5-mm pitch	<b>169 pin</b> 14 x 14 (mm) 1.0-mm pitch	<b>324 pin</b> 19 x 19 (mm) 1.0-mm pitch	<b>484 pin</b> 23 x 23 (mm) 1.0-mm pitch	<b>672 pin</b> 27 x 27 (mm) 1.0-mm pitch	<b>896 pin</b> 31 x 31 (mm) 1.0-mm pitch
EP4CGX15	72 2	72 2				
EP4CGX22		72 2	150 4			
EP4CGX30		72 2	150 4	290 4		
EP4CGX50				290 4	310 8	
EP4CGX75				290 4	310 8	
EP4CGX110				270 4	393 8	475 8
EP4CGX150				270 4	393 8	475 8

<sup>1</sup>Quad flat pack, no lead.

<sup>636</sup> 12 Values on top indicate available user I/O pins; values at the bottom indicate the 2.5 Gbps or 3.125 Gbps transceiver count.

Vertical migration (same V<sub>CC</sub>, GND, ISP, and input pins). For vertical migration, the number of user I/Os may be less than the number stated in the table.

			Cy	clone IV E FPGA	s (1.0 V and 1.2	2 V)			
	EQFP (E) <sup>1</sup>		FBG	A (F)		MBGA (M)	UBGA (U)		
	<b>144 pin</b> 22 x 22 (mm) 0.5-mm pitch	<b>256 pin</b> 17 x 17 (mm) 1.0-mm pitch	<b>324 pin</b> 19 x 19 (mm) 1.0-mm pitch	<b>484 pin</b> 23 x 23 (mm) 1.0-mm pitch	<b>780 pin</b> 29 x 29 (mm) 1.0-mm pitch	<b>164 pin</b> 8 x 8 (mm) 0.5-mm pitch	<b>256 pin</b> 14 x 14 (mm) 0.8-mm pitch	<b>484 pin</b> 19 x 19 (mm) 0.8-mm pitch	
EP4CE6	91	179					179		
EP4CE10	91	179					179		
EP4CE15	81	165		343		74	165		
EP4CE22	79	153					153		
EP4CE30			193	328	532				
EP4CE40			193	328	532			328	
EP4CE55				324	374			324	
EP4CE75				292	426			292	
EP4CE115				280	528				

<sup>1</sup>Enhanced thin quad flat pack.

636 Number indicates available user I/O pins.

Vertical migration (same V<sub>CC</sub>, GND, ISP, and input pins). For vertical migration, the number of user I/Os may be less than the number stated in the table.

# Cyclone III Series Package and I/O Matrices

				Cyclo	ne III FPGAs	(1.2 V)				
	EQFP (E)	P (E) MBGA (M) <sup>1</sup> PQFP (Q) <sup>2</sup> FBGA (F)							UBGA (U)	
	<b>144 pin</b> 22 x 22 (mm) 0.5-mm pitch	<b>164 pin</b> 8 x 8 (mm) 0.5-mm pitch	<b>240 pin</b> 34.6 x 34.6 (mm) 0.5-mm pitch	<b>256 pin</b> 17 x 17 (mm) 1.0-mm pitch	<b>324 pin</b> 19 x 19 (mm) 1.0-mm pitch	<b>484 pin</b> 23 x 23 (mm) 1.0-mm pitch	<b>780 pin</b> 29 x 29 (mm) 1.0-mm pitch	<b>256 pin</b> 14 x 14 (mm) 0.8-mm pitch	<b>484 pin</b> 19 x 19 (mm) 0.8-mm pitch	
EP3C5	94	106		182				182		
EP3C10	94	106		182				182		
EP3C16	84	92	160	168		346		168	346	
EP3C25	82		148	156	215			156		
EP3C40			128		196	331	535		331	
EP3C55						327	377		327	
EP3C80						295	429		295	
EP3C120						283	531			
EP3CLS70						294	429		294	
EP3CLS100						294	429		294	
EP3CLS150						226	429			
EP3CLS200						226	429			

<sup>1</sup> Micro FineLine BGA. <sup>2</sup>Plastic quad flat pack.

636 Number indicates available user I/O pins.

Vertical migration (same V<sub>CC</sub>, GND, ISP, and input pins). For vertical migration, the number of user I/Os may be less than the number stated in the table.

MAX CPLD SERIES

## MAX V CPLD Features

				МА	X V CPLDs (1.8	; V)					
		5M40Z	5M80Z	5M160Z	5M240Z	5M570Z	5M1270Z	5M2210Z			
q	LEs	40	80	160	240	570	1270	2210			
Spee	Equivalent macrocells <sup>1</sup>	32	64	128	192	440	980	1700			
and	Pin-to-pin delay (ns)	7.5	7.5	7.5	7.5	9.0	6.2	7.0			
Density and Speed	User flash memory (Kb)				8						
ŭ	Total on-chip memory (bits) <sup>2</sup>	Yes	Yes	Yes	Yes	Yes	Yes	Yes			
	Internal oscillator				1						
	Digital PLL <sup>3</sup>				1						
ures	Fast power-on reset				1						
Featu	Boundary-scan JTAG	$\checkmark$									
Architectural Features	JTAG ISP	1									
hited	Fast input registers		$\checkmark$								
Arc	Programmable register power-up	1									
	JTAG translator	$\checkmark$									
	Real-time ISP				1						
	MultiVolt I/Os (V)		1.	2, 1.5, 1.8, 2.5, 3	1.5, 1.8, 2.5, 3.3			2.5, 3.3, 5.0 <sup>4</sup>			
	I/O power banks	2	2	2	2	2	4	4			
	Maximum output enables	54	54	79	114	159	271	271			
	LVTTL/LVCMOS				1						
S	LVDS outputs	Yes	Yes	Yes	Yes	Yes	Yes	Yes			
I/O Features	32 bit, 66 MHz PCI compliant	-	-	-	-	-	✓4	✓4			
/O Fe	Schmitt triggers				1						
	Programmable slew rate				1						
	Programmable pull-up resistors				1						
	Programmable GND pins				1						
	Open-drain outputs				1						
	Bus hold				1						

<sup>1</sup>Typical equivalent macrocells.

<sup>2</sup> Unused LEs can be converted to memory. The total number of available LE RAM bits depends on the memory mode, depth, and width configurations of the instantiated memory. <sup>3</sup> Optional IP core. Contact your Altera sales representative for availability.

<sup>4</sup>An external resistor must be used for 5.0 V tolerance.

### MAX II CPLD Features

			MAX II CPLDs (3.	3 V, 2.5 V, 1.8 V)									
		EPM240/Z	EPM570/Z	EPM1270	EPM2210								
ity eed	Equivalent macrocells <sup>1</sup>	192	440	980	1,700								
Density and Speed	Pin-to-pin delay (ns)	4.7, 7.5	5.4, 9.0	6.2	7.0								
	User flash memory (Kb)		8										
res	Boundary-scan JTAG	$\checkmark$											
eatu	JTAG ISP		~	/									
Iral F	Fast input registers		~	/									
Architectural Features	<b>U</b> Programmable register       power-up												
Ar	JTAG translator		~	/									
	Real-time ISP		✓	/									
	MultiVolt I/Os (V)	1.5, 1.8, 2.5, 3.3	1.5, 1.8, 2.5, 3.3	1.5, 1.8, 2.5, 3.3, 5.0 <sup>2</sup>	1.5, 1.8, 2.5, 3.3, 5.0 <sup>2</sup>								
	I/O power banks	2	2	4	4								
	Maximum output enables	80	160	212	272								
	LVTTL/LVCMOS		~										
ures	32 bit, 66 MHz PCI compliant	-	-	$\checkmark^2$	✓2								
I/O Features	Schmitt triggers		~	/									
0/1	Programmable slew rate		~	/									
	Programmable pull-up resistors	up resistors 🗸											
	Programmable GND pins		~	/									
	Open-drain outputs		~	/									
	Bus hold		~	/									

<sup>1</sup>Typical equivalent macrocells.

<sup>2</sup>An external resistor must be used for 5 V tolerance.

# MAX V and MAX II CPLD Series Package and I/O Matrices

				MAX V C	PLDs (1.8 V) <sup>1</sup>					
	EQFP (E) <sup>2</sup>	TQFP	• (T) <sup>3</sup>		MBGA (M) <sup>4</sup>	FBGA (F)				
	<b>64 pin</b> 7 x 7 (mm) 0.4-mm pitch	<b>100 pin</b> 14 x 14 (mm) 0.5-mm pitch	<b>144 pin</b> 20 x 20 (mm) 0.5-mm pitch	<b>64 pin</b> 4.5 x 4.5 (mm) 0.5-mm pitch	<b>68 pin</b> 5 x 5 (mm) 0.5-mm pitch	<b>100 pin</b> 6 x 6 (mm) 0.5-mm pitch	<b>256 pin</b> 17 x 17 (mm) 1.0-mm pitch	<b>324 pin</b> 19 x 19 (mm) 1.0-mm pitch		
5M40Z	54			30						
5M80Z	54	79		30	52					
5M160Z	54 -	79			52	79				
5M240Z		79	114		52	79				
5M570Z		74	114			74	159			
5M1270Z			114				211	271		
5M2210Z							203	271		

				MAX II CP	LDs (3.3 V, 2.5	V, 1.8 V) <sup>1</sup>							
	TQFI	P (T)		FBGA (F)		MBGA (M)							
	<b>100 pin</b> 16 x 16 (mm) 0.5-mm pitch	<b>144 pin</b> 22 x 22 (mm) 0.5-mm pitch	<b>100 pin</b> 11 x 11 (mm) 1.0-mm pitch	<b>256 pin</b> 17 x 17 (mm) 1.0-mm pitch	<b>324 pin</b> 19 x 19 (mm) 1.0-mm pitch	<b>68 pin</b> 5 x 5 (mm) 0.5-mm pitch	<b>100 pin</b> 6 x 6 (mm) 0.5-mm pitch	<b>144 pin</b> 7 x 7 (mm) 0.5-mm pitch	<b>256 pin</b> 11 x 11 (mm) 0.5-mm pitch				
EPM240Z						54	80						
EPM570Z							76	116	160				
EPM240	80		80				80						
EPM570	76	116	76 -	160			76		160				
EPM1270		116		212					212				
EPM2210				204	272								

<sup>1</sup>For temperature grades of specific packages (commercial, industrial, or extended temperatures), refer to Altera's online selector guide.


<sup>2</sup>Enhanced quad flat pack.

<sup>3</sup>Thin quad flat pack.

<sup>4</sup>Micro FineLine BGA (0.5 mm).

636 Number indicates available user I/O pins.

Vertical migration (same V<sub>CC</sub>, GND, ISP, and input pins). For vertical migration, the number of user I/Os may be less than the number stated in the table.



Altera develops FPGAs and CPLDs using advanced process technologies that provide fast performance and high logic density. To meet demanding power requirements, Altera's Enpirion products deliver the industry's first family of power system-on-chip (PowerSoC) DC-DC converters featuring integrated inductors. They provide an industry-leading combination of high efficiency, small footprint, and low-noise performance.

# **Powering Your Innovation—PowerSoC**


### Key Intellectual Property

High-frequency power conversion

Magnetics engineering

Power packaging and construction





### Engineered Turnkey Solutions

Fully simulated, characterized, and validated

System-level qualified

Eliminates inductor and capacitor selection

### **Benefits of PowerSoC**

Addressing today's and tomorrow's system power design challenges:

#### **Highest Power Density and Smallest Footprint**

Greatly minimizes the amount of PCB space and height profile required for point-of-load regulation compared to alternative discrete switching regulators and modules.

#### **High Efficiency and Thermal Performance**

Optimized with up to 96 percent efficiency. High-efficiency devices are industrial graded, from –40° to 100°C and operate without load de-rating or air flow at 85°C ambient temperature.

#### **Lowest Component Count and Higher Reliability**

PowerSoCs are specified, simulated, characterized, validated, and manufacturing-tested as a complete power system. Fewer components and tightly controlled IC manufacturing processes permit an unsurpassed 45,000-year mean time between failures (MTBF) reliability.

#### **Ease of Design and Fastest Time to Market**

PowerSoCs with integrated inductor and compensation enable turnkey designs. Development requires fewer design steps with significantly less exposure to design iteration versus discrete switching regulators.

### **Fully Validated Power Solutions**

Fully validated PCB layout and design files enable customers nearly 100 percent first-pass success.

#### **PowerSoC Comparison**




PowerSoC—25% to 50% smaller footprint than alternative solutions




Competitor module




Competitor discrete regulators






### Low Radiated Noise



### **Low Ripple**

Fast Dynamic Response



# **Applications**

Market pressures are driving equipment manufacturers to add more features, more functionality, and higher bandwidth while moving to smaller form factors and targeting improved energy efficiency. The newest 28 nm and 20 nm FPGAs, processors, and other SoCs address these challenges, in part, by implementing more granular and precise levels of power management. The result is an escalating number of power rails, complex power-up sequencing requirements, and tighter noise tolerances. Enpirion power solutions from Altera meet these power design challenges and are broadly used in many applications.

### Computer



Server motherboards Network interface card (NIC) and host bus adapter (HBA) cards RAID controllers Micro servers

### Networking and Telecommunications

Radio basestations (macro, pico, femto) Backhauls (microwave, wireline) Media gateways (ATCA/AMC)



### **Industrial and Embedded**

Security systems/digital video recorder (DVR) Industrial computing Industrial communication modules

### **Enterprise Storage**



Solid State Drives (SSD): SATA, Serial Attached SCSI (SAS), mSATA, PCIe Storage systems

### **Test and Measurement**



Network analyzers Automated test equipment (ATE) Data acquisition Scopes, analyzers, signal generators

### **Optical Networking**



Optical modules: Small form factor pluggable (SFP), XFP, CXP, c form factor pluggable (CFP) Active optical cables Reprogrammable add/drop multiplexers

### **Featured PowerSoC Products**

	I <sub>out</sub>	V <sub>in</sub>	V <sub>our</sub> Range	Package	Ра	ckage S (mm)	iize	Solution Size	Ext. Components	XFB V Adjust	VID V Adjust	Power Good	Program Soft Start	Margining	Input Sync.	Output Sync.	Parallel Capability	Light Load Mode
Part Number	(A)	(VDC)	(VDC) <sup>1</sup>	(pins)	L	W	Η	(mm²)	Ĕ	X	>	Ро	Pr	Σ	-	õ	Ра	Ë
5300 5 V Ste			0.00 N + 4	05144	2.0	4.75	0.0	24	c									
EP5348UI	0.4	2.5-5.5	0.60-Note 1	uQFN14	2.0	1.75	0.9	21	6	•	- ·							
EP535[x]HUI <sup>2</sup>		2.4-5.5	1.80-3.3	uQFN16	2.5	2.25	1.1	14	2		3-pin							•
EP535[x]LUI <sup>2</sup>		2.4-5.5	0.60-Note 1	uQFN16	2.5	2.25	1.1	14	2	•	3-pin							•
EP53A[x]HQI <sup>2</sup>		2.4-5.5	1.80-3.3	QFN16	3.0	3.0	1.1	21	3		3-pin							•
EP53A[x]LQI <sup>2</sup>		2.4-5.5	0.60-Note 1	QFN16	3.0	3.0	1.1	21	3	•	3-pin							•
EP53F8QI	1.5	2.4-5.5	0.60-Note 1	QFN16	3.0	3.0	1.1	40	8	•		•						
EN5319QI	1.5	2.4-5.5	0.60-Note 1	QFN24	4.0	6.0	1.1	55	6	•		•						
EN5329QI	2.0	2.4-5.5	0.60-Note 1	QFN24	4.0	6.0	1.1	55	6	•		•						
EN5339QI	3.0	2.4-5.5	0.60-Note 1	QFN24	4.0	6.0	1.1	55	7	•		•						
EN5364QI	6.0	2.4-6.6	0.60-Note 1	QFN68	8.0	11.0		160	6	•		•	•	•	•	•	•	
EN5367QI	6.0	2.5-5.5	0.60-Note 1	QFN54	10.0	5.5	3.0	160	12	•		•	•		•			
EN5394QI	9.0	2.4-6.6	0.60-Note 1	QFN68		11.0	1.85	190	7	•		•	•	•	•	•	•	
	-	•	tep-Down DC-															
EN6310QI	1.0	2.7-5.5	0.60-3.3	QFN30	4.0		1.85	65	10	•		•	•					
EN6337QI	3.0	2.5-6.6	0.75-Note 1	QFN38	4.0		1.85	75	6	•		•	•		•			•
EN6347QI	4.0	2.5-6.6	0.75-Note 1	QFN38	4.0	7.0	1.85	75	6	•		•	•		•			•
EN6360QI	8.0	2.5-6.6	0.60-Note 1	QFN68	8.0	11.0	3.0	190	10	•		•	•		•	•		
EN63A0QI	12.0	2.5-6.6	0.60-Note 1	QFN76	10.0	11.0	3.0	225	11	•		•	•		•	•		
		wn Converte																
EN2342QI	4.0	4.5-14.0	0.75-5.0	QFN68	8.0	11.0	3.0	200	15	•		•	•		•	•		
EN2360QI	6.0	4.5-14.0	0.75-5.0	QFN68	8.0	11.0	3.0	200	13	•		•	•		•	•		
EN2392QI	9.0	4.5-13.2	0.75-3.3	QFN76	10.0	11.0	3.0	235	17	•		•	•		•	•	•	
EN23F2QI	15.0	4.5-13.2	0.75-3.3	QFN92	13.0	12.0	3.0	325	19	•		•	•		•	•	•	
EV1300 So	urce/Si	nk DDR VTT	Converters															
EV1320QI	2.0	1.0-1.8	0.50-0.9	QFN16	3.0	3.0	0.55	40	6			•	•				•	
EV1340QI	5.0	1.0-1.8	0.50-0.9	QFN54	5.5	10.0	3.0	125	14	•		•	•				•	
EV1380QI	8.0	1.16-1.8	0.60-0.9	QFN68	8.0	11.0	3.0	200	14	•		•	•				•	

Notes

- Qualified to industrial (I) ambient temperature range: -40°C to +  $85^{\circ}$ C

• VID = output voltage programming using voltage ID code pins

• VDC = Volts direct current

1. Maximum  $V_{OUT} = V_{IN} - V_{DROPOUT}$  where  $V_{DROPOUT} = R_{DROPOUT} x$  Load Current. Reference device datasheet to calculate  $V_{DROPOUT}$ . Typical  $V_{DROPOUT} = 0.4V$ . [x] = "8" for pulse-width modulator (PWM) only; "7" for light load mode

• Margining = ability to force  $V_{out}$  out of regulation by a selectable percentage (via 2 pins)

Input/output sync. = ability to control frequency of the regulator(s) to reduce input/output voltage ripple

• Size estimate for single-sided PCB including all suggested external components

For a complete list of Enpirion power products, please visit www.altera.com/devices/power/power-index.html.

### Powering Your FPGA Innovation

### **Featured Products for FPGA Applications**

Altera offers a range of verified power solutions that cover FPGA power requirements.

Max. I <sub>LOAD</sub> (A)	Solution	Description	V <sub>⊪</sub> Range (V)	V <sub>our</sub> Range (V) <sup>1</sup>	Core Power <sup>2</sup>	Low Noise <sup>3</sup>
160	EC7401QI and ET4040QI	4-phase pulse-width modulation (PWM) controller and 40A powertrain	4.5 - 14	0.6-5.0	•	
40	ED8101P0xQI and ET4040QI	Single-phase digital controller with PMBus and 40A powertrain	4.5 - 14	0.6-5.0	•	
40	ED8106N0xQI and ET4040QI	Single-phase digital controller and 40A powertrain	4.5 – 14	0.6-5.0	•	
15	EN23F2QI	15A PowerSoC, parallel capability	4.5 - 13.2	0.75 - 3.3	•	•
12	EN63A0QI	High-efficiency 12A PowerSoC, parallel capability	2.5 - 6.6	$0.6 - V_{in} - V_{dropout}$	•	•
9	EN2392QI	9A PowerSoC, parallel capability	4.5 - 13.2	0.75 - 3.3	•	•
8	EN6360QI	High-efficiency 8A PowerSoC, parallel capability	2.5 - 6.6	$0.6 - V_{IN} - V_{DROPOUT}$	•	•
6	EN2360QI	6A PowerSoC, pin-compatible with EN2340QI	4.5 – 14	0.75 - 5.0	•	•
6	EN5367QI	6A PowerSoC	2.5 - 5.5	$0.6 - V_{in} - V_{dropout}$		•
4	EN2342QI	4A PowerSoC, pin-compatible with EN2362QI	4.5 – 14	0.75 - 5.0	•	•
4	EN6347QI	High-efficiency 4A PowerSoC	2.5 - 6.6	0.75 - V <sub>in</sub> - V <sub>dropout</sub>	•	•
3	EN6337QI	High-efficiency 3A PowerSoC	2.5 - 6.6	0.75 - V <sub>in</sub> - V <sub>dropout</sub>	•	•
3	EN5339QI	3A PowerSoC; pin-compatible with EN5329/19QI	2.4 - 5.5	$0.6 - V_{in} - V_{dropout}$		•
2	ER2120QI	2A switching regulator with integrated MOSFETs	5.0 - 14	0.6 - 12	•	
2	EN5329QI	2A PowerSoC; pin-compatible with EN5339/19QI	2.4 - 5.5	$0.6 - V_{IN} - V_{DROPOUT}$		•
1.5	EN5319QI	1.5A PowerSoC; pin-compatible with EN5339/29QI	2.4 - 5.5	$0.6 - V_{in} - V_{dropout}$		•
1	ER3110DI	1A switching regulator with integrated MOSFETs	3.0 - 36	0.6 - 12	•	
1	EN6310QI	High-efficiency 1A PowerSoC	2.7 - 5.5	0.6-3.3	•	•
1	EP53A8xQI	Ultra small 1A PowerSoC	2.4 - 5.5	$0.6 - V_{in} - V_{dropout}$		•
1	EY1501DI	1A linear regulator	2.2 – 6	0.8 - 5	•	•
0.6	EP5358xQI	Ultra small 0.6A PowerSoC	2.4 - 5.5	0.6 - V <sub>IN</sub> - V <sub>dropout</sub>		•
0.5	ER3105QI	0.5A switching regulator with integrated MOSFETs	3.0 - 36	0.6-34	•	
0.15	EY1603TI	150mA low IQ linear regulator	6.0 - 40	2.5 – 12	•	•
0.05	EY1602SI	50mA low IQ linear regulator	6.0 - 40	2.5 – 12	•	•
c · · · ·	Frankland Brandstate					

**Special Function Products** 

**Product Description** 

ES1010QI 12V power distribution hot swap controller

ES1022QI Sequencer with 4 delay adjustable sequenced outputs with input voltage monitoring

ES1020QI Sequencer with 4 delay adjustable sequenced outputs with input voltage monitoring; supplies gate drive for external FETs

ES1021QI Sequencer with 4 delay adjustable sequenced outputs with input voltage monitoring; supplies gate drive for external FETs; groups 4 channels into 2 groups each with their own enable

Notes

1. Reference device datasheet for V<sub>DROPOUT</sub> value.

2. Meets accuracy, ripple, and transient requirements for FPGA core rails.

3. Low-output voltage ripple and meets CISPR 22 Class B emissions standard.

# Configuration Devices

# The following is an overview of our configuration devices. To determine the right configuration device for your FPGA, refer to our *Configuration Handbook* or the configuration chapter in the handbook of your selected FPGA.

Altera's serial configuration devices store the configuration file for our SRAM-based FPGAs. We designed our serial configuration devices to minimize board space while providing a dedicated FPGA configuration solution. Serial configuration devices are recommended for new designs. For information on additional configuration devices supporting older products, see our Configuration Handbook.

	EPCQ-L Serial Configuration Devices for Arria 10 FPGAs (1.8 V)
	FBGA
	<b>24 pin</b> 6 x 8 (mm) 1.0-mm pitch
EPCQL256	256
EPCQL512	512
EPCQL1024	1,024

512 Number indicates memory size in megabits (Mb).


Vertical migration (same Vcc, GND, ISP, and input pins).

	EPCQ Serial Configuration Devices for 28 nm and Prior FPGAs (3.0 V-3.3 V)										
	SO	SOIC									
	<b>8 pin</b> 4.9 x 6.0 (mm)	<b>16 pin</b> 10.3 x 10.3 (mm)									
EPCQ16	16										
EPCQ32	32										
EPCQ64		64									
EPCQ128		128									
EPCQ256		256									
EPCQ512		512									


512 Number indicates memory size in megabits (Mb).

Vertical migration (same Vcc, GND, ISP, and input pins).


#### Ordering Information for Arria 10 (GX, GT) Devices



#### Ordering Information for Arria 10 (SX) SoCs




#### **Ordering Information for MAX 10 Devices**




#### Ordering Information for Stratix V (GT, GX, GS, E) Devices

								Trans	ceive	er Cou	nt														
		Emb Hard I	eddeo P Bloc	-	-	E: H: K:			1			[	F: F	ineLi	<b>ge Typ</b> ne BG	A									
55E: – 55GS: M, E 55GT: M 55GX: M, E			N: 48 R: 66				H: Hybrid FineLi			– <b>(</b> C:	Operating Temperature     C: Commercial (0 to 85°C)     I: Industrial (-40 to 100°C)														
Family Variant —	Family 5S:	<b>/ Sign</b> a Stratix			55	GX	М	A5	K	<b>(</b> )	3	F	35			2			L: N:	Low Lead	/-po\ d-fre	wei e p	<b>ffix (</b> r dev backa g san	ice Iging	
GX: 14.1 Gbps transce GT: 28.05 Gbps transc GS: DSP-Oriented E: Highest logic dens no transceivers	eivers	GX A3 A4 A5 A7 A9 AB B5 B6 B9 BB	ember GT C5 C7	r Code <u>GS</u> D3 D4 D5 D6 D8	<u>Е</u> Е9 ЕВ	Sp For S 1: 14 2: 12 3: 8.5 For S 2: 28	eed G tratix \ 1.1 Gbp 2.5 Gbps 5 Gbps	ansceiver eed Grade 42 ratix V GX/GS FPGAs only 1 Gbps 5 Gbps Gbps ratix V GX/GS FPGAs only 05 Gbps		Package Code 29: 780 pins 35: 1,152 pins 40: 1,517 pins 43: 1,760 pins 45: 1,932 pins				St St St	PPGA F Devices ratix V GT ratix V GX ratix V GS ratix V E	abri					e	-	ow 8		




#### Ordering Information for Arria V (SX, ST) SoCs




#### Package Type **Transceiver Count** F: FineLine BGA H: Hybrid FineLine BGA B: 3 M: Micro FineLine BGA F: 4 A: 5 C: 6 **Operating Temperature Embedded Hard IP Blocks** D: 9 E: 12 A: Automotive (-40 to 125°C) 5CE: B, F C: Commercial (0 to 85°C) 5CGX: B, F I: Industrial (-40 to 100°C) 5CGT: F **Optional Suffix Family Signature** 5C GX В C3 В 6 23 7 NES 5C: Cyclone V N: Lead-free packaging ES: Engineering sample **Family Variant** E: Enhanced logic/memory Package Code Member Code GX: 3 Gbps transceivers **FPGA Fabric Speed Grade** GT: 6 Gbps tranceivers 301 pins 11: Е GΧ GT Transceiver 13: 383 pins A2 C3 D5 Fast 🔸 → Slow Speed Grade 15 (M): 484 pins A4 C4 D7 Devices 1 2 3 4 5 6 7 8 15 (U): 324 pins A5 C5 D9 1 For Cyclone V GX FPGAs only Cyclone V GT 17: 256 pins A7 C7 6: 3.125 Gbps 19: 484 pins 111 Cyclone V GX A9 C9 7: 2.5 Gbps 23: 484 pins 1 Cyclone V E 11 672 pins 27: For Cyclone V GT 31: 896 pins 5: 6.144 Gbps 35: 1,152 pins

Ordering Information for Cyclone V (E, GX, GT) Devices

### Ordering Information for Cyclone V (SE, SX, ST) SoCs



#### Ordering Information for Stratix IV (E, GX, GT), Cyclone IV (E,GX), Cyclone III, MAX V, and MAX II



Arria II GX

MAX V

MAX II


1 1 1

1 1

1 1

1

### ORDERING CODES



#### **Ordering Information for Serial Configuration Devices**

### Quartus II Design Software

Quartus II software is number one in performance and productivity for CPLD, FPGA, and SoC designs, providing the fastest path to convert your concept into reality. Quartus II software also supports many third-party tools for synthesis, static timing analysis, board-level simulation, signal integrity analysis, and formal verification.

	Quartus II Software Design Flow							
		Avai	lability					
	Quartus II Software Key Features	Subscription Edition	Web Edition (Free)					
	Cyclone FPGA and MAX device support	1	1					
	Arria and Stratix device support	1	√1					
	Cyclone and Arria SoC support	1	1					
Design Entry	Multiprocessor support (faster compile time support)	1	✓2					
Design Entry	IP Base Suite (includes licenses for 15 popular IP cores)	1	Available for purchase					
	Qsys (next-generation system-integration tool)	1	1					
	Rapid Recompile (faster compile for small design changes) Incremental compile (performance preservation and team-based design)							
Functional Circulation	ModelSim <sup>®</sup> -Altera Starter Edition software	1	1					
Functional Simulation	ModelSim-Altera Edition software	√3	√3					
Synthesis	Quartus II Integrated Synthesis (synthesis tool)	1	1					
Placement and Routing	Fitter (placement and routing tool)	1	1					
Timing and	TimeQuest tool (static timing analysis)	1	1					
Power Verification	PowerPlay tool and optimization (power analysis)	1	1					
	SignalTap™ II Logic Analyzer (embedded logic analyzer)²	1	✓2					
	Transceiver toolkit (transceiver interface and verification tool)	1						
In-System Debug	JNEye link analysis tool	1						
	Transceiver Configuration Console (dynamically programmed transceiver settings)	1						
		Avai	lability					
	Operating System (OS) Support	Subscription Edition	Web Edition (Free)					
	Windows/Linux 64 bit support	1	1					

<sup>1</sup>The only Arria II FPGA supported is the EP2AGX45 device.

 $^{\rm 2}\mbox{Available}$  with TalkBack feature enabled.

<sup>3</sup>Requires an additional license.

# Quartus II Design Software

		Quartus II Design Software Features Summary						
	Incremental compilation <sup>1</sup>	Improves design timing closure and reduces design compilation times up to 70 percent. Supports team-based design.						
gy	Pin planner	Eases the process of assigning and managing pin assignments for high-density and high-pin-count designs.						
Design Flow Methodology	Qsys (replaces SOPC Builder)	Automates system development by integrating IP functions and subsystems (collection of IP functions) using a hierarchical approach and a high-performance interconnect based on a network-on-a-chip architecture.						
w Me	Off-the-shelf IP cores Lets you construct your system-level design using IP cores from Altera and from Altera's third-party IP part							
sign Flo	Parallel development in ASICs <sup>1</sup> Allows for FPGA prototypes to be designed in parallel using the same design software and IP.							
De	Scripting support	Supports command-line operation and Tcl scripting, as well as graphical user interface (GUI) design.						
	Rapid Recompile <sup>1</sup>	Maximizes your productivity by reducing your compilation time by 50 percent on average (for a small design change after a full compile). Improves design timing preservation.						
<u>ور</u> _	Physical synthesis	Uses post placement and routing delay knowledge of a design to improve performance.						
Performance and Timing Closure Methodology	Design space explorer (DSE)	Increases performance by automatically iterating through combinations of Quartus II software settings to find optimal results.						
ice al Meth	Extensive cross-probing	Provides support for cross-probing between verification tools and design source files.						
rman ure N	Optimization advisors	Provides design-specific advice to improve performance, resource usage, and power consumption.						
Perfo Clos	Chip planner	Reduces verification time while maintaining timing closure by enabling small, post placement and routing design changes to be implemented in minutes.						
	TimeQuest timing analyzer	Provides native Synopsys <sup>®</sup> Design Constraint (SDC) support and allows you to create, manage, and analyze complex timing constraints and quickly perform advanced timing verification.						
Verification	SignalTap II embedded logic analyzer <sup>2</sup>	Supports the most channels, fastest clock speeds, largest sample depths, and most advanced triggering capabilities available in an embedded logic analyzer.						
Veri	System Console	Enables you to easily debug your FPGA in real time using read and write transactions. It also enables you to quickly create a GUI to help monitor and send data into your FPGA.						
	PowerPlay technology	Enables you to accurately analyze and optimize both dynamic and static power consumption.						
Third-Party Support	EDA partners	Offers EDA software support for synthesis, functional and timing simulation, static timing analysis, board-level simulation, signal integrity analysis, and formal verification. To see a complete list of partners, visit www.altera.com/products/software/partners/eda_partners/eda-index.html.						

<sup>1</sup> Included in Subscription Edition only.

<sup>2</sup> Available with Talkback feature enabled in Web Edition.

### **Getting Started Steps**

Step 1: Download free Web Edition

www.altera.com/download

Step 2: Get oriented with Quartus II software interactive tutorial

After installation, open the interactive tutorial on the welcome screen.

Step 3: Sign up for training

www.altera.com/training

# Quartus II Design Software

Purchase Quartus II software and increase your productivity today.

Pricing	Description
<b>\$2,995</b> (SW-QUARTUS-SE-FIX) Renewal \$2,495 (SWR-QUARTUS-SE-FIX)	Fixed-node license: subscription for one year—Windows only.
<b>\$3,995</b> (SW-QUARTUS-SE-FLT) Renewal \$2,495 (SWR-QUARTUS-SE-FLT) Add seat \$3,995 (SW-QUARTUS-SE-ADD)	Floating-node license: subscription for one year—Windows/Linux.

ModelSim-Altera Edition Software				
<b>\$945</b> (SW-MODELSIM-AE) Renewal \$945 (SWR-MODELSIM-AE)	ModelSim-Altera Edition software is available as a \$945 option for both Quartus II Subscription Edition and Web Edition software. It is 33 percent faster than Starter Edition with no line limitation.			
ModelSim-Altera Starter Edition Software				
FreeFree for both Quartus II Subscription Edition and Web Edition software with a 10,000 executable line limitation. ModelSim-Altera Starter Edition software is recommended for simulating small FPGA designs.				

# Altera SDK for OpenCL

The Altera SDK for OpenCL<sup>1</sup> allows the easy implementation of applications onto FPGAs by abstracting away the complexities of FPGA design, allowing software programmers to write hardware-accelerated kernel functions in OpenCL C, an ANSI C-based language with additional OpenCL constructs to extract parallelism. Using the FPGA, as an accelerator provides significant advantages over using a CPU or GPU by using customized small scalar or large vector processing units or a deep hardware pipeline to create a completely custom accelerator at the lowest possible power.

Altera SDK for OpenCL Software Features Summary		
Altera Offline Compiler (AOC)	GCC-based model compiler of OpenCL kernel code	
Altera OpenCL Utility (AOCL) <ul> <li>Diagnostics for board installation</li> <li>Flash or program FPGA image</li> <li>Install board drivers (typically PCIe)</li> </ul>		
Altera SDK for OpenCL Licensing <ul> <li>Purchase a one-year perpetual license (\$995)</li> <li>Fixed-node and floating-node licenses available</li> <li>60-day evaluation license available on request</li> <li>Requires licensed Quartus II Subscription Edition or Development Kit Edition software</li> </ul>		
Operating System       • Microsoft 64 bit Windows 7         • Red Hat Enterprise 64 bit Linux (RHEL) 6.x		
Memory Requirements	Computer equipped with at least 16 GB RAM	

OpenCL<sup>™</sup> and the OpenCL logo are trademarks of Apple Inc. used by permission by Khronos.

<sup>1</sup>Product is based on a published Khronos Specification, and has passed the Khronos Conformance Testing Process. Current conformance status can be found at www.khronos.org/conformance.

# SoC Embedded Design Suite

The Altera SoC Embedded Design Suite (EDS) is a comprehensive tool suite for embedded software development on Altera SoCs. It comprises development tools, utility programs, run-time software, and design examples to jump-start firmware and application software development. The SoC EDS includes an exclusive offering of the ARM Development Studio 5 (DS-5) Altera Edition Toolkit.

	SoC Embedded Design Suite				
		Availa	ability		
	SoC EDS Key Features	Subscription Edition	Web Edition (Free)		
Hardware/Software	Preloader Generator	1	1		
Handoff Tools	Device Tree Generator	1	1		
Committee Tools	Linaro Compiler	1	1		
Compiler Tools	Sourcery EABI GNU Compiler	1	1		
	SoC Linux		1		
Run-time	U-Boot		1		
t the sector of	SoC Abstraction Layer (SoCAL)	1	1		
Libraries	Hardware Manager	1	1		
	Linux application debugging over Ethernet	1	1		
DS-5 Altera Edition	Debugging over USB-Blaster™ II cable - Board bring-up - Device driver development - Operating system (OS) porting - Bare-metal programming	1			
Features	FPGA-adaptive debugging - Auto peripheral register discovery - Cross-triggering between CPU and FPGA domains - ARM CoreSight trace support - Access to System Trace Module (STM) events	J			
	Streamline Performance Analyzer support	1	Limited		
Getting Started Examples	Golden system reference designs for SoC development kits	1	1		
Others	Other design examples: - Device-wide asymmetric multiprocessing - Triple Speed Ethernet (TSE) with Modular Scatter-Gather Direct Memory Access (mSG-DMA) - PCIe Root Port with Message Signal Interrupts (MSI)	1	1		
others	Quartus II Programmer	1	1		
	SignalTap II Logic Analyzer	1	1		
	Altera Boot Disk Utility	1	1		
		Availa	ability		
	OS Support	Subscription Edition	Web Editio (Free)		
	Windows/Linux 32 bit support	1	1		
	Windows/Linux 64 bit support	Compatible	Compatibl		
	SoC Embedded Design Suite	Pricing	]		

SoC Embedded Design Suite	Pricing
Subscription Edition (ESW-SOCEDS-DS5-FIX)	\$995
Web Edition	Free

### Nios II Processor Embedded Design Suite

Altera's Nios II processor, the world's most versatile processor according to Gartner Research, is the most widely used soft processor in the FPGA industry. This soft processor delivers unprecedented flexibility for your cost-sensitive, real-time, safety-critical (DO-254), and applications processing needs. All Altera FPGA families support the Nios II processor.

#### **Nios II EDS Contents**

Nios II Software Build Tools for Eclipse (Nios II SBT for Eclipse), for software development

- Based on Eclipse IDE
- New project wizards
- Software templates
- Source navigator and editor
- Compiler for C and C<sup>++</sup> (GNU)

Software Debugger/Profiler

### Flash Programmer

Embedded Software

- Hardware Abstration Layer (HAL)
- MicroC/OS-II RTOS
- NicheStack TCP/IP Network Stack—Nios II Edition
- Newlib ANSI-C standard library
- Simple file system

Other Altera Command-Line Tools and Utilities

**Design Examples** 

### Hardware Development Tools

- Quartus II design software
- Qsys system integration tool
- SignalTap II embedded logic analyzer plug-in for Nios II processor
- System Console for low-level debugging of Qsys systems

### Licensing

Getting started with the Nios II processor is now easier than ever. Not only is the Nios II EDS free, but the Nios II economy core IP is also free.

Licenses for the Nios II standard and fast core IP are available for stand-alone IP (IP-NIOS) or as part of the Embedded IP Suite (IPS-EMBEDDED). These royalty-free licenses never expire and allow you to target your processor design to any Altera FPGA. The Embedded IP Suite is a value bundle that contains licenses of the Nios II processor IP core, DDR1/2/3 Memory Controller IP cores, Triple-Speed Ethernet MAC IP core, 16550 - compatible UART, and NicheStack TCP/IP Network Stack-Nios II Edition software.

### **Development Kits**

Go to page 76 for information about embedded development kits.

#### Nios II EDS: What You Get for Free!

The Nios II Embedded Design Suite (EDS) provides all the tools and software you need to develop code for the Nios II processor and Nios II Gen2 processors. With the Nios II EDS you can:

- Develop software with Nios II SBT for Eclipse: Based on industry-standard Eclipse, the Nios II SBT is an integrated development environment for editing, compiling, debugging software code, and flash programming.
- Manage board support packages (BSPs): The Nios II EDS makes managing your BSP easier than ever. Nios II EDS will automatically add device drivers for Altera-provided IP to your BSP. The BSP Editor provides full control over your build options.
- Get free network stack software: The Nios II EDS includes NicheStack TCP/IP Network Stack - Nios II Edition—a commercial-grade network stack software—for free.
- Evaluate a RTOS:

The Nios II EDS contains an evaluation version of the popular Micrium MicroC/OS-II RTOS. Product licenses are sold separately by Micrium.

#### Join the Nios II Community!

Be part of thousands of Nios II developers by visiting Altera Wiki, Altera Forum, and the Rocketboards.org website. Altera Wiki and the Rocketboards.org website have hundreds of design examples and design tips from Nios II developers all over the world. Join ongoing discussions on the Nios II section of Altera Forum to know more about Nios II Linux, hardware, and software development.

Visit the following websites: www.alterawiki.com www.alteraforum.com www.rocketboards.org

# SoC Operating System Support

Altera and our ecosystem partners offer comprehensive operating system support for Altera SoC development boards.

Vendor	OS/RTOS	Development Tools	Availability
Open Source	Linux 3.11	Linaro compiler	Now through www.rocketboards.org
Wind River Systems	VxWorks 6.9.3	Workbench 3.3.3	Now through Wind River
Micriµm	μC/OS-II, μC/OS-III	GNU compiler	Now through Micriµm
Enea	OSE 5.5.3	Optima 2.6	Now through ENEA
Express Logic	ThreadX G5.5.5.0	GNU compiler	Now through Express Logic
Wind River Systems	Wind River Linux 5	Workbench/GNU	Now through Wind River
QNX	QNX/Neutrino 6.5.3	Momentics	Now through QNX
Fujisoft	Android	GNU compiler	Now though Fujisoft
Green Hills Software	INTEGRITY	Multi/Green Hills	Now through Green Hills
Microsoft	Windows Embedded 7	Microsoft/Studio	Now through iWave
Code Time Technologies	Abassi	ARMCC/GCC	Now through Code Time
Mentor Graphics	Nucleus	GCC	Now through Mentor Graphics
eCosCentric	ECOSPRO (eCos)	GCC	Now through eCosCentric

### **More Information**

For the latest on OS support for Altera SoCs visit www.altera.com/devices/processor/dev-tools/support/os-support.html

# Nios II Processor Operating System Support

Altera and our ecosystem partners offer comprehensive operating system support for the Nios II processor.

05	Availability
eCos	Now through eCosCentric
eCos (Zylin)	Now through Zylin
embOS	Now through Segger
EUROS	Now through Euros
Linux	Now through Wind River
Linux	Now through SLS
Linux	Now through www.rocketboards.org
oSCAN	Now through Vector
ThreadX	Now through Express Logic
μCLinux	Now through the Linux community
Toppers	Now through Open Source
μC/OS-II, μC/OS-III	Now through Micriµm

### **Getting Started**

Learn more about Altera's portfolio of customizable processors and how you can get started by visiting **www.altera.com/embedded.** 


### Nios II Processor

The Nios II processor in any one of Altera's FPGAs offers a custom system solution that has the flexibility of software and the performance of hardware. Through its innovative design, the Nios II processor leverages the logic resources of the device to provide unprecedented hard and soft real-time capabilities.

The Nios II processor may also be used in Altera SoCs in conjunction with the SoC ARM processor by implementing it in the FPGA logic.

You can:

- · Lower overall system cost and complexity by integrating external processors into the FPGA
- Scale performance with multiple processors, custom instructions (hardware acceleration of a processor instruction) or co-processor modules (hardware accelerator next to the soft processor)
- Target any Stratix, Arria, Cyclone, or MAX 10 FPGA or the FPGA portion of the Arria V or Cyclone V SoCs
- Eliminate the risk of processor and ASSP device obsolescence
- Take advantage of the free Nios II economy core, the free Nios II Embedded Design Suite (EDS), and the free NicheStack TCP/IP Network Stack Nios II Edition software to get started today



Summary of Nios II Soft Processors				
Category Processor Vendor		Vendor	Description	
Power- and cost-optimized processing	Nios II economy core	Altera	With unique, real-time hardware features such as custom instructions (ability to use FPGA hardware to accelerate a function), vectored interrupt controller, and tightly coupled memory, well as support for industry-leading RTOS, the Nios II processor meets both your hard and soft real-time requirements, and offers a versatile solution for real-time processing.	
Real-time processing	Nios II standard and fast core	Altera		
Applications processing	Nios II fast core	Altera	A simple configuration option enables the Nios II fast core to use a memory management unit to run embedded Linux. Both open-source and commercially supported versions of Linux for Nios II processors are available.	
Safety-critical processing	Nios II SC	HCELL	Certify your design for DO-254 compliance by using the Nios II Safety Critical core along with the DO-254 compliance design services offered by HCELL.	

### Altera's Customizable Processor Portfolio

Category Cost- and Power-Sensitive		Real-Time Processor		Applications Processors	
Features	Processors Nios II Economy	Nios II Standard	Nios II Fast	28 nm <sup>1</sup> Dual-Core ARM Cortex-A9	20 nm <sup>2</sup> Dual-Core ARM Cortex-A9
Maximum frequency (MHz) <sup>3</sup>	410 (Stratix V)	280 (Stratix V)	360	925 MHz (Cyclone V SoC) 1.05 GHz (Arria V SoC)	1.5 GHz
Maximum performance (MIPS <sup>4</sup> at MHz) Stratix series	62 (at 340 MHz)	179 (at 300 MHz)	407 (at 310 MHz)	-	_
Maximum performance (MIPS <sup>4</sup> at MHz) Arria series	45 (at 300 MHz)	108 (at 170 MHz)	192 (at 170 MHz)	2,625 MIPS per core at 1.05 GHz	3,750 MIPS per core at 1.5 GHz
Maximum performance (MIPS <sup>4</sup> at MHz) Cyclone series	30 (at 200 MHz)	89 (at 145 MHz)	180 (at 160 MHz)	2,313 MIPS per core at 925 MHz	_
Maximum performance efficiency (MIPS <sup>4</sup> per MHz)	0.15	0.64	1.13	2.5	2.5
16/32bit instruction set support	32	32	32	16 and 32	16 and 32
Level 1 instruction cache	-	Configurable	Configurable	32 KB	32 KB
Level 1 data cache	-	-	Configurable	32 KB	32 KB
Level 2 cache	-	-	-	512 KB	512 KB
Memory management unit	-	-	Configurable	1	1
Floating-point unit	-	FPCI⁵	FPCI⁵	Dual precision	Dual precision
Vectored interrupt controller	-	1	✓	-	_
Tightly coupled memory	-	Configurable	Configurable	-	-
Custom instruction interface	Up to 256	Up to 256	Up to 256	_	-
Equivalent LEs	600	1,200	1,800 – 3,200	HPS	HPS

 $^{\rm 1}$  Altera 28 nm SoCs comprise Cyclone V SoCs and Arria V SoCs.

<sup>2</sup> Altera 20 nm SoCs comprise Arria 10 SoCs.

<sup>3</sup> Maximum performance measurements measured on Stratix V FPGAs.

<sup>4</sup>Dhrystone 2.1 benchmark.

<sup>5</sup>Floating-point custom instructions.

# Altera and Partner Functions

The following is a partial list of IP functions from Altera and its partners. For more details, see our online selector guide.

	Product Name	Vendor Name				
	Error Detection/Correction					
	Reed-Solomon Encoder/Decoder II <sup>1</sup>	Altera				
	Viterbi Compiler, High-Speed Parallel Decoder	Altera				
	Viterbi Compiler, Low-Speed/ Hybrid Serial Decoder	Altera				
	Turbo Convolutiona Decoder	TurboConcept				
	WiMAX CTC Decoder	TurboConcept				
	3GPP/LTE CTC Decoder	TurboConcept				
	Turbo Product Code Decoder	TurboConcept				
	Filters and Tra	nsforms				
	Fast Fourier Transform (FFT)/ Inverse FFT (IFFT)	Altera				
	Cascaded Integrator Comb (CIC) Compiler	Altera				
DSP	Finite Impulse Response (FIR) Compiler II	Altera				
	Modulation/Den	Modulation/Demodulation				
	Numerically Controlled Oscillator Compiler	Altera				
	ATSC and Multi-Channel ATSC 8-VSB Modulators	Commsonic				
	DVB-T Modulator	Commsonic				
	DVB-S2 Modulator	Commsonic				
	Multi-Channel Cable (QAM) Modulator	Commsonic				
	Video and Image Processing					
	Video and Image Processing Suite <sup>1</sup>	Altera				
	JPEG Decoder and Encoder	Barco Silex				
	JPEG 2000 Sub-Frame Latency Encoder and Decoder	Barco Silex				
	Multi-Channel JPEG 2000 Encoder and Decoder Cores	Barco Silex				

<sup>1</sup>Qsys-compliant licensed core.

	Product Name	Vendor Name				
	Video and Image Proce	ssing (Continued)				
	JPEG CODEC	CAST, Inc.				
	JPEG Encoders and Decoders	CAST, Inc.				
	Lossless JPEG Encoder and Decoder	CAST, Inc.				
	JPEG 2000 Encoder	CAST, Inc.				
	JPEG Extended Encoder	CAST, Inc.				
	H.264 AVC High Profile and Main Profile Video Encoders	CAST, Inc.				
	H.264 Encoders	Jointwave Group LLC				
	H.264 Baseline Profile Video Encoder	CAST, Inc.				
	Video Processor and Deinterlacer with Line-Doubled Output	Crucial IP, Inc.				
	Video Rotation Function	Crucial IP, Inc.				
(pən	Video Scaler with Shrink and Zoom Support	Crucial IP, Inc.				
DSP (Continued)	Video Scaler with Up Converstion to 4K	Crucial IP, Inc.				
DSP	Arithme	tic				
_	Floating Point Megafunctions	Altera				
	Floating Point Arithmetic Co-Processor	Digital Core Design				
	Floating Point Mathematics Unit	Digital Core Design				
	Floating Point Pipelined Multiplier Unit	Digital Core Design				
	Additional Functions					
	Multi-Purpose Advanced Encryption Standard (AES) Crypto Engine	Barco Silex				
	DES/3DES Encoder/Decoder	Barco Silex				
	Hashing IP Core	Barco Silex				
	Public Key Crypto Engine	Barco Silex				
	SHA-1	CAST, Inc.				
	SHA-256	CAST, Inc.				
	AES CODECs	CAST, Inc.				

### Altera and Partner Functions

	Product Name	Vendor Name								
	32 bit/16	bit								
	Nios II (Classic/Gen2) Embedded Processors <sup>1</sup>	Altera								
	ARM Cortex-A9 MPCore Processor	Altera								
	ARM Cortex-M1 <sup>1</sup>	ARM								
ors	BA22 32 bit Deeply Embedded Processor	CAST, Inc.								
cesso	BA22 32 bit Embedded Processor	CAST, Inc.								
l Pro	V1 ColdFire <sup>1</sup>	Freescale								
Embedded Processors	8 bit									
mbe	R8051XC2 Microcontroller	CAST, Inc.								
ш	DP8051 Pipelined High- Performance 8 bit Microcontroller	Digital Core Design								
	DP8051XP Pipelined, High- Performance 8 bit Microcontroller	Digital Core Design								
	DF6811E 8 bit Fast Microcontroller	Digital Core Design								
	DFPIC1655X 8 bit RISC Microcontroller	Digital Core Design								
	Communication									
	Optical Transport Network (OTN) Framers/Deframers	Altera								
	SFI-5.1	Altera								
d Protocols	SONET/Synchronous Digital Hierarchy (SDH) Framer/Deframer	Aliathon								
Prot	SONET/SDH Mapper/Demapper	Aliathon								
e and	SDN CodeChips	Arrive Technologies								
Interface an	SONET/SDH CodeChips	Arrive Technologies								
Inte	Ethernet									
	10 Gbps Ethernet Media Access Controller (MAC) <sup>1</sup> with 1588	Altera								
	Triple-Speed Ethernet (10/100/1000 Mbps) MAC and PHY <sup>1</sup> with 1588	Altera								
	10GBASE-R PHY	Altera								
	10G Base-X (XAUI) PHY	Altera								
	40G Ethernet MAC and PHY with 1588	Altera								

	Product Name	Vendor Name						
	Ethernet (Con	tinued)						
	100G Ethernet MAC and PHY with 1588	Altera						
	10GBASE-KR PHY	Altera						
	1G/10Gb Ethernet PHY	Altera						
	Carrier Ethernet CodeChips	Arrive Technologies						
	Pseudowire CodeChips	Arrive Technologies						
	Gigabit Ethernet MAC <sup>1</sup>	IFI						
	High-Performance Gigabit Ethernet MAC <sup>1</sup>	IFI						
	10G RTP Video over IP	Macnica Americas						
	10G MAC Lite	Macnica Americas						
	10/100/1000 Ethernet MAC with SGMII	MorethanIP						
tinued)	10 Gigabit Ethernet MAC and Physical Coding Sub-Layer (PCS) MAC and PCS	MorethanIP						
Interface and Protocols (Continued)	10 Gigabit Reduced XAUI PCS Core	MorethanIP						
otoco	SPAUI MAC Core	MorethanIP						
nd Pr	20 Gigabit DXAUI PCS Core	MorethanIP						
ace a	QSGMII PCS Core	MorethanIP						
nterf	2.5 Gbps Ethernet MAC	MorethanIP						
-	High Speed							
	RapidIO <sup>®1</sup>	Altera						
	Common Public Radio Interface (CPRI)	Altera						
	Interlaken	Altera						
	Interlaken Look-Aside	Altera						
	SerialLite II/III	Altera						
	SATA 1.0/SATA 2.0	Intelliprop, Inc.						
	QuickPath Interconnect (QPI)	Intel Corporation						
	RapidIO Controller	Mobiveil, Inc.						
	RapidIO to AXI Bridge Controller	Mobiveil, Inc.						
	Infiniband Link Layer and Target Channel Adapter Cores	Polybus						
	HyperTransport™ 3.0	University of Heidelberg						

<sup>1</sup>Qsys-compliant licensed core.

### Altera and Partner Functions

	Product Name	Vendor Name		Product Name	Vendor Name
	PCI	I		Serial (Con	tinued)
	PCIe Gen1 x1 <sup>1</sup> , x4 <sup>1</sup> , x8 Controller	Altera		JTAG/Avalon Master Bridge <sup>2</sup>	Altera
	(Soft IP)			C_CAN <sup>1</sup>	Bosch
	PCIe Gen1, Gen2, Gen3 Core x1, x2, x4, and x8 (Hardened IP)	Altera		CAN 2.0/FD <sup>1</sup>	CAST, Inc.
	PCIe Endpoint Controller x1, x4	CAST, Inc.		Local Interconnect Network (LIN) Controller	CAST, Inc.
	PCIe x8 Endpoint Controller	CAST, Inc.		SPI Master/Slave	CAST, Inc.
	PCI 32/64 bit PCI Master Target 33/66 MHz Controllers	CAST, Inc.		H16450S UART	CAST, Inc.
	PCI Multifunction Master/			H16550S UART	CAST, Inc.
ued)	Target Interface	CAST, Inc.	(pənu	H16750S UART	CAST, Inc.
ontin	PCIe Express Cores	Northwest Logic, Inc.	ontir	MD5 Message-Digest	CAST, Inc.
ols (C	PCI Express Multiport Transparent	Mobiveil, Inc.	cols (C	Smart Card Reader	CAST, Inc.
otoc	Switch				Digital Core Design
nd Pr	PCI Express Hybrid Controller	Mobiveil, Inc.	and P	DI2CSB I <sup>2</sup> C Bus Interface-Slave	Digital Core Design
Interface and Protocols (Continued)	PCI Express to AXI Bridge Controller			D16550 UART with 16-Byte FIFO	Digital Core Design
Inte	PCI-X Core	Northwest Logic, Inc.	Int	DSPI Serial Peripheral Interface Master/Slave	Digital Core Design
	PCI Core	Northwest Logic, Inc.		Secure Digital (SD)/MMC SPI	El Camino GmbH
	XpressRICH3 PCle, Gen1, Gen2, and Gen3	PLDA		Secure Digital I/O (SDIO)/SD Memory/Slave Controller	Eureka Technology, Inc.
	PCI and PCI-X Master/ Target Cores 32/64 bit	PLDA		UART	Eureka Technology, Inc.
	Seria			SDIO/SD Memory/ MMC Host Controller	Eureka Technology, Inc.
	Serial Peripheral Interface (SPI)/ Avalon® Master Bridge <sup>2</sup>	Altera		Nios II Advanced CAN <sup>1</sup>	IFI
	UART <sup>2</sup>	Altera		MediaLB Device Interface <sup>1</sup>	IFI
	JTAG UART <sup>2</sup>	Altera		I <sup>2</sup> C Master/Slave/PIO Controller	Microtronix, Inc.

<sup>1</sup>Qsys-compliant licensed core.

<sup>2</sup>Qsys component (no license required).

### Altera and Partner Functions

	Product Name	Vendor Name						
	I <sup>2</sup> C Master and Slave	SLS						
	PS2 Interface	SLS						
	USB High-Speed Function Controller <sup>1</sup>	SLS						
	USB Full-/Low-Speed Function Controller <sup>1</sup>	SLS						
d)	SD Host Controller <sup>1</sup>	SLS						
ntinue	USB 3.0 SuperSpeed Device Controller	SLS						
s (Co	Audio and Vi	deo						
ocol	Character LCD <sup>2</sup>	Altera						
Prot	Pixel Converter (BGR0 -> BGR) <sup>2</sup>	Altera						
and	Video Sync Generator <sup>2</sup>	Altera						
Interface and Protocols (Continued)	SD/HD/3G-HD Serial Digital Interface (SDI)	Altera						
Int	DisplayPort	Altera						
	DisplayPort	Bitec						
	V-by-One HS	Bitec						
	Video LVDS Serializer/Deserializer (SERDES) Transmitter/Receiver	Microtronic, Inc						
	I2S Audio CODEC <sup>1</sup>	SLS						
	DMA							
	Scatter-Gather DMA Controller <sup>2</sup>	Altera						
10	DMA Controller <sup>2</sup>	Altera						
Controllers	Flash							
ontro	CompactFlash (True IDE) <sup>2</sup>	Altera						
	EPCS Serial Flash Controller <sup>2</sup>	Altera						
emo	Flash Memory <sup>2</sup>	Altera						
Μ pr	NAND Flash Controller	Eureka Technology, Inc.						
Memories and Memory	ISA/PC Card/PCMCIA/ CompactFlash Host Adapter	Eureka Technology, Inc.						
Men	Universal NVM Express Controller (UNEX)	Mobiveil, Inc.						
	ONFI Controller	SLS						
	CompactFlash Interface1	SLS						

	Product Name	Vendor Name		
	SDRAM	1		
	DDR/DDR2 and DDR3/DDR4 SDRAM Controllers <sup>1</sup>	Altera		
	LPDDR2 SDRAM Controller	Altera		
	RLDRAM 2 Controller	Altera		
ntinued)	Streaming Multi-Port SDRAM Memory Controller	Microtronix, Inc.		
lers (Con	HyperDrive Multi-Port DDR2 Memory Controller	Microtronix, Inc.		
Memories and Memory Controllers (Continued)	Avalon Multi-Port SDRAM Memory Controller <sup>1</sup>	Microtronix, Inc.		
nory	DDR and DDR2 SDRAM Controllers	Northwest Logic, Inc.		
Men	RLDRAM II and III Controllers	Northwest Logic, Inc.		
and	Mobile DDR SDRAM Controller	Northwest Logic, Inc.		
ories	Mobile SDR SDRAM Controller	Northwest Logic, Inc.		
Mem	SDR SDRAM Controller	Northwest Logic, Inc.		
-	LPDDR2/3 Controllers	Northwest Logic, Inc.		
	SRAM			
	SSRAM (Cypress CY7C1380C) <sup>2</sup>	Altera		
	QDR II/II+/II+Xtreme/IV SRAM Controller	Altera		

<sup>1</sup>Qsys-compliant licensed core.

<sup>2</sup>Qsys component (no license required).

PROTOCOLS

#### www.altera.com/datarates

#### Transceiver Protocols

Altera device transceivers support the protocols listed in the following table. For details about the data rates, please visit **www.altera.com/datarates.** 

							Supp	oorted D	Devices						
Protocols/ Interface		Stratix	Series I	PGAs		Arria Series FPGAs							Cyclone Series FPGAs		
Standards	V GX/GS	V GT	IV GX	IV GT	ll GX	10 GX	10 GT	V GX	V GT/ST	V GZ	ll GX	ll GZ	V GX/SX	V GT/ST	IV GX
Basic (proprietary)	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
CEI-6G-SR/LR	1	1	1	1	1	1	1	1	1	1	-	-	-	-	-
CEI-11G-SR	1	1	-	1	-	1	1	-	-	-	-	-	-	-	-
CEI-28G-VSR	-	1	-	-	-	-	1	-	-	-	-	-	-	-	-
SFP+/SFF-8431	1	1	-	1	-	1	1	-	-	1	-	-	-	-	-
XFI	1	1	-	1	-	1	1	-	1	_	-	-	-	-	-
XFP	1	1	-	-	-	1	1	-	-	1	-	-	-	-	-
1000BASE-X (GbE)	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
10GBASE-R	1	1	_	1	-	1	1	-	1	1	_	_	-	-	-
10GBASE-KR	1	1	_	-	-	1	1	_	-	1	_	_	-	-	-
ASI	1	1	1	1	1	1	1	1	1	-	1	1	-	-	-
CPRI	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
CAUI/XLAUI	1	1	_	1	_	1	1	_	-	1	_	_	_	-	-
CAUI-4	-	1	_	-	_	_	1	_	-	-	_	_	_	-	-
DisplayPort	1	1	1	1	1	1	1	1	1	1	-	-	1	1	1
Fibre Channel	1	1	1	1	1	1	1	-	1	1	-	-	-	-	-
GPON	1	1	1	1	-	1	1	1	1	1	1	1	-	-	-
G.709 OTU-2	1	1	-	1	-	1	1	1	1	-	-	-	1	1	1
OTN with FEC	1	1	-	1	-	1	1	-	-	-	-	-	-	-	-
HiGig	1	1	1	1	1	1	1	1	1	1	1	1	-	-	-
High-Definition Multimedia Interface (HDMI)	1	$\checkmark$	1	1	1	1	1	1	1	$\checkmark$	1	1	1	1	1

#### Transceiver Protocols

							Supp	ported I	Devices						
Protocols	Stratix Series FPGAs				Arria Series FPGAs							Cyclone Series FPGAs			
	V GX/GS	V GT	IV GX	IV GT	II GX	10 GX	10 GT	V GX	V GT/ST	V GZ	II GX	II GZ	V GX/SX	V GT/ST	IV GX
JESD204 A/B	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
HMC <sup>1</sup>	-	-	-	-	-	1	1	-	_	-	-	-	-	_	-
HyperTransport	1	1	1	1	-	1	1	1	1	1	-	-	-	-	-
InfiniBand	1	1	-	-	-	1	1	-	_	1	-	-	-	_	-
Interlaken	1	1	1	1	-	1	1	1	1	1	-	-	-	-	-
Interlaken Look-Aside	1	1	-	-	-	1	1	1	1	1	-	-	-	_	-
MoSys	1	-	-	-	-	1	1	-	-	_	-	-	-	_	-
OBSAI	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
PCI Express	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
RXAUI/DXAUI	1	1	1	1	1	1	1	1	1	1	-	-	-	_	-
SGMII/QSGMII	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
QPI	1	1	-	-	-	1	1	-	-	1	-	-	-	_	-
SAS/SATA	1	1	1	1	-	1	1	1	1	1	1	1	1	1	1
SerialLite II	1	1	1	1	-	1	1	1	1	-	1	1	-	-	-
SerialLite III	1	1	-	-	-	1	1	-	-	1	-	-	-	-	-
SDI	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
SFI-5.1	1	1	1	1	1	1	1	1	1	1	-	-	-	-	-
SFI-S/SFI-5.2	1	1	-	1	_	1	1	_	_	1	-	-	-	_	-
RapidIO	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
SPAUI	1	1	1	1	1	1	1	-	-	1	-	-	-	-	-
SONET/SDH	1	1	1	1	1	1	1	1	1	1	1	1	-	-	-
XAUI (10GBASE-X)	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
V-by-One	1	1	1	1	1	1	1	1	1	-	-	-	-	-	1

<sup>1</sup>Contact Altera for more details on HMC support.

Altera and partner development kits are listed below. For more details about these development kits or other older development kits that are available, check out our online selector guide at **www.altera.com/selector.** 

	Product and Vendor Name	Device	Description
	DSP Development Kit, Stratix V Edition <b>Altera</b>	Stratix V 5SGSMD5K2F40C2N	The DSP Development Kit, Stratix V Edition provides a complete design environment that includes all the hardware and software you need to immediately begin developing DSP-intensive FPGA designs. The development kit is RoHScompliant. You can use this development kit to develop and test PCIe designs at data rates up to Gen3, develop and test memory subsystems for DDR3 SDRAM or QDR II SRAM memories, and use the high-speed mezzanine card (HSMC) connectors to interface to one of over 35 different HSMCs provided by Altera partners, supporting protocols such as Serial RapidIO, 10 Gbps Ethernet, SONET, CPRI, OBSAI, and others.
	Audio Video Development Kit, Stratix IV GX Edition <b>Altera</b>	Stratix IV GX EP4SGX230	This kit provides a complete video and image processing development environment for design engineers. It features the Stratix IV GX FPGA development board along with an SDI HSMC and associated reference designs.
DSP	DSP Development Kit, Cyclone III Edition <sup>1</sup> Altera	Cyclone III EP3C120N	This kit is for general DSP or wireless design engineers, regardless of whether you need pre-processing, DSP plus FPGA coprocessing, or post-processing. This kit includes complete 16 bit high-speed analog-to-digital (A/D) and digital-to-analog (D/A) converters (operating at up to 200 MSPS), as well as interfaces to TI DSP processors (DM642 and DaVinci). Altera's DSP Builder GUI simplifies the information flow between the FPGA toolset and MATLAB/Simulink (30-day evaluation copy included).
	ProcHILs GIDEL	Stratix V Stratix IV	This development kit provides a state-of-the-art Hardware in the Loop accelera- tion tool for running Simulink designs on Altera FPGAs. ProcHILs can automatically translate Simulink designs built using Altera's DSP Builder into FPGA code and run this code under Simulink. The generated code is compatible with the Proc board installed on the target PC and has the synchronization code needed to communicate with Simulink via PCIe.
	Cyclone III Video and Image Processing Development Kit <sup>1</sup> <b>Bitec</b>	Cyclone III EP3C120N	This kit is designed to help you start developing complex video applications. It supports various video I/O interfaces, allowing you to get your video data in and out of the Cyclone III FPGA. Different video interfaces are supported using the different daughtercards included in this kit: cards supporting asynchronous serial interface (ASI) or SDI, composite, component, and digital video interfaces (DVIs).
	Software Programmable Reconfiguration (SPR) Development System <b>BittWare</b>	Cyclone III FPGA	This development system provides a system platform to explore software reconfiguration of waveform functionality for high-end signal processing applications such as software-defined radio. The platform provides a flexible, portable, low-cost environment for software-defined radio development in an Advanced Mezzanine Card (AdvancedMC) and Micro Telecommunications Computing Architecture (MicroTCA)
	SC DVI Output Module Bitec	Daughtercard	This module supports all Altera development kits with Altera DVI expansion slots.
	THDB-ADA Terasic Technologies, Inc.	Daughtercard	This card provides dual A/D channels with 14 bit resolution and data rates up to 65 MSPS and dual D/A channels with 14 bit resolution and data rates up to 125 MSPS. It supports both Altera HSMC and Terasic DE-style connectors.
	HSMC Dual-Link DVI Board Bitec	Daughtercard	This daughtercard is a two-channel, dual-link DVI output board for Altera FPGA development kits with HSMC expansion port.
	SC DVI Output Module Bitec	Daughtercard	This module supports all Altera development kits with Altera DVI expansion slots.

<sup>1</sup> RoHS compliant.

	Product and Vendor Name	Device	Description
	Stratix V GX FPGA Development Kit <b>Altera</b>	Stratix V GX 5SGXEA7K2F40C2N	This kit provides a full-featured hardware development platform for prototyping and testing high-speed serial interfaces to a Stratix V GX FPGA. This kit includes the PCIe x8 form factor, two HSMC connectors for expandability, and Ethernet, USB, and SDI interfaces. Memory includes one x72 DDR3 SDRAM, one x18 QDR II+ SRAM, and flash. This kit also includes two SMA connectors for a differential transceiver output. Several programmable oscillators are available and other user interfaces include three user push buttons, eight dual in-line package (DIP) switches, eight bi-color user LEDs, an LCD display, and power and temperature measurement circuitry.
	Transceiver Signal Integrity Kit, Stratix V GX Edition <b>Altera</b>	Stratix V GX 5SGXEA7N2F40C2N	This kit enables a thorough evaluation of transceiver signal integrity and device interoperability. Features include seven full-duplex transceiver channels with SMA connectors, two 14G backplane connectors (from Amphenol and Molex), four programmable clock oscillators, four user push buttons, eight DIP switches, eight user LEDs, a 7-segment LCD display, power and temperature measurement circuitry, and Ethernet, an embedded USB Blaster download cable, and JTAG interfaces.
I/O Interconnect	Transceiver Signal Integrity Development Kit, Stratix V GT Edition <b>Altera</b>	Stratix V GT 5SGTMC7K3F40C2N	The Altera Stratix V GT Transceiver Signal Integrity (SI) Development Kit provides a platform for electrical compliance testing and interoperability analysis. The accessibility to multiple channels allows for real-world analysis as implemented in the system with transceiver channels available through SMA and popular backplane connectors. This development kit can be used for evaluation of transceiver link performance up to 28 Gbps, generation and checking pseudo-random binary sequence (PRBS) patterns via an easy-to-use GUI that does not require the Quartus II software, access advanced equalization to fine-tune link settings for optimal bit error ratio (BER), jitter analysis, and verifying physical media attachment (PMA) interoperability with Stratix V GT FPGAs for targeted protocols, such as CEI-25/28G, CEI-11G, PCIe Gen 3.0, 10GBASE-KR, 10 Gigabit Ethernet, XAUI, CEI-6G, Serial RapidIO, HD-SDI, and others. You can use the built-in high speed backplane connectors to evaluate custom backplane performance and evaluate link BER.
	100G Development Kit, Stratix V GX Edition <b>Altera</b>	Stratix V GX 5SGXEA7N2F45C2N	This kit enables a thorough evaluation of 100G designs. It supports 10G/40G line interfaces through optical modules, and applications requiring external memory interfaces through four x18 QDR II and four x32 DDR3 memory banks. With this kit, you can evaluate transceiver performance up to 11.3 Gbps, and verify PMA compliance to standards such as 10G/40G/100G Ethernet, Interlaken, CEI-6G/11G, Serial RapidIO, PCIe (Gen1, Gen2, and Gen3), and other major standards. This kit can also validate interoperability between optical modules, such as SFP, SFP+, quad small form factor pluggable (QSFP), and CFP.
	Arria V GX FPGA Development <b>Altera</b>	Arria V GX 5AGXFB3H6F40C6N	This kit provides a full-featured hardware development platform for prototyping and testing high-speed serial interfaces to an Arria V GX FPGA. This kit includes two Arria V 5AGXFB3H6F40C6N FPGAs, the PCIe x8 form factor, two HSMC connectors, one FPGA mezzanine card (FMC) connector, 1,152 MB 72 bit DDR3 SDRAM, 4 MB 36 bit QDR II+ SRAM, flash memory, and two additional 32 bit DDR3 SDRAM devices. This kit also includes SMA connectors and a bull's-eye connector for differential transceiver I/Os.
	Arria V GX Starter Kit <b>Altera</b>	Arria V GX 5AGXFB3H4F35C4	This kit provides a low-cost platform for developing transceiver I/O-based Arria V GX FPGA designs. This kit includes the PCIe x8 form factor, one HSMC connector, a 32 bit DDR3 SDRAM device, one-channel high-speed transceiver input and output connected to SMAs, HDMI output, SDI input and output, 16x2 LCD display, and flash memory.

	Product and Vendor Name	Device	Description
	Cyclone V E FPGA Development Kit <b>Altera</b>	Cyclone V E 5CEFA7F31C7N	The Cyclone V E Development Kit offers a comprehensive general-purpose development platform for many markets and applications, including industrial, networking, military, and medical applications. The kit features an Altera Cyclone V device and a multitude of onboard resources including multiple banks of DDR3 and LPDDR2 memory, LCD character display, LEDs, user switches, USB, and RJ-45 connectors. The Cyclone V E FPGA Development Kit gives industrial equipment designers greater flexibility in implementing real-time Ethernet communications with industrial Ethernet IP cores.
	Cyclone V GT FPGA Development Kit <b>Altera</b>	Cyclone V GT 5CGTFD9E5F35C7N	This kit can be used to prototype Cyclone V GT FPGA or Cyclone V GX FPGA applications. It offers a quick and simple way to develop low-cost and low-power system-level designs and achieve rapid results. This kit supports a myriad of functionalities, such as FPGA prototyping, FPGA power measurement, transceiver I/O performance up to 5 Gbps, PCIe Gen2 x4 (at 5 Gbps per lane), endpoint or rootport support.
(par	Stratix IV GX FPGA Development Kit <b>Altera</b>	Stratix IV GX EP4SGX230F1517	This kit provides a full-featured hardware development platform for prototyping and testing high-speed serial interfaces to a Stratix IV GX FPGA. This kit includes the PCIe x8 form factor, two HSMC connectors for expandability, and Ethernet, USB, SDI, and HDMI interfaces. Memory includes one x64 DDR3 SDRAM, one x16 DDR3 SDRAM, two x18 QDR II+ SRAM, flash, and SSRAM. This kit also includes two SMA connectors for a differential transceiver output. Several oscillators are available at 156.25 MHz, 155.52 MHz, 125 MHz, 100 MHz, and 50 MHz. Other user interfaces include six user push buttons, eight DIP switches, eight user LEDs, 7-segment LCD display, and power and temperature measurement circuitry.
I/O Interconnect (Continued)	Stratix IV GX FPGA Development Kit, 530 Edition <b>Altera</b>	Stratix IV GX EP4SGX530F1517	This kit provides a full-featured hardware development platform for prototyping and testing high-speed serial interfaces to a Stratix IV GX FPGA. This kit includes the PCIe x8 form factor, two HSMC connectors for expandability, and Ethernet, USB, SDI, and HDMI interfaces. Memory includes one x64 DDR3 SDRAM, one x16 DDR3 SDRAM, two x18 QDR II+ SRAM, flash, and SSRAM. This kit also includes two SMA connectors for a differential transceiver output. Several oscillators are available at 156.25 MHz, 155.52 MHz, 125 MHz, 100 MHz, and 50 MHz. Other user interfaces include six user push buttons, eight DIP switches, eight user LEDs, 7-segment LCD display, and power and temperature measurement circuitry.
	100G Development Kit, Stratix IV GT Edition <b>Altera</b>	Stratix IV GT EP4S100G5F45I1N	This kit enables a thorough evaluation of 100G designs. It supports 10G/40G line interfaces through optical modules, and applications requiring external memory interfaces through four x18 QDR II and four x32 DDR3 memory banks. With this kit, you can evaluate transceiver performance up to 11.3 Gbps, verify PMA compliance to standards, such as 10G/40G/100G Ethernet, Interlaken, CEI-6G/11G, Serial RapidIO, PCIe (Gen1, Gen2, and Gen3), and other major standards. This kit can also validate interoperability between optical modules, such as SFP, SFP+, QSFP, and CFP.
	Transceiver Signal Integrity Kit, Stratix IV GX Edition <b>Altera</b>	Stratix IV GX EP4SGX230F1517	This kit features eight full-duplex transceiver channels with SMA connectors, 156.25 MHz, 155.52 MHz, 125 MHz, 100 MHz, and 50 MHz clock oscillators, six user push buttons, eight DIP switches, eight user LEDs, a 7-segment LCD display, power and temperature measurement circuitry, and Ethernet, USB, and JTAG ports.
	Transceiver Signal Integrity Development Kit, Stratix IV GT Edition <b>Altera</b>	Stratix IV EP4S100G2F40I1N	This kit enables a thorough evaluation of transceiver interoperability and SERDES signal integrity by allowing you to evaluate transceiver performance up to 11.3 Gbps. You can generate and check PRBS patterns via a simple-to-use GUI, change differential output voltage (Voo), pre-emphasis, and equalization settings to optimize transceiver performance for your channel, perform jitter analysis, verify PMA compliance to 40G/100G Ethernet, Interlaken, CEI-6G/11G, PCIe -(Gen1, Gen2, and Gen3), Serial RapidIO, and other major standards, and validate interoperability between optical modules.

	Product and Vendor Name	Device	Description
	Cyclone IV GX FPGA Development Kit <b>Altera</b>	Cyclone IV GX EP4CGX150DF31C7N	This kit provides a comprehensive design environment that allows you to quickly develop low-cost and low-power FPGA system-level designs. This kit includes the PCIe short card form factor, two HSMC connectors, and a 10/100/1000 Mbps Ethernet interface. Onboard memory includes 128MB DDR2 SDRAM, 64 MB flash, and 4 MB SSRAM. This kit also includes SMA connectors, and 50 MHz, 100 MHz, and 125 MHz clock oscillators, as well as user interfaces including push buttons, LEDs, and a 7-segment LCD display.
	Cyclone IV GX Transceiver Starter Kit <b>Altera</b>	Cyclone IV GX EP4CGX15	This kit provides a low-cost platform for developing transceiver I/O-based FPGA designs. It includes the complete hardware and software you need to develop your FPGA design for cost-sensitive applications. You can measure the FPGA's power consumption, test the signal quality of the FPGA transceiver I/Os (up to 2.5 Gbps), and develop and test PCIe Gen1 designs.
	S5-6U-VPX (S56X) BittWare	Stratix V GX/GS	This rugged 6U VPX card is based on Altera's Stratix V GX or GS FPGAs. When combined with BittWare's Anemone FPGA coprocessor, the ARM Cortex-A8 control processor, and the ATLANTIS FrameWork FPGA development kit, it creates a flexible and efficient solution for high-performance signal processing and data acquisition. The board provides a configurable 48-port multi-gigabit transceiver interface supporting a variety of protocols, including Serial RapidIO, PCIe, and 10GbE. Additional I/O interfaces include Ethernet, RS-232, JTAG, and LVDS. The board features up to 8 GB of DDR3 SDRAM as well as flash memory for booting the FPGAs. Two VITA 57-compliant FMC sites provide additional flexibility for enhancing the board's I/O and processing capabilities.
I/O Interconnect (Continued)	S5-PCle-HQ (S5PH-Q) <b>BittWare</b>	Stratix V GX/GS	This half-length PCIe x8 card is based on Altera's Stratix V GX or GS FPGA and is a versatile and efficient solution for high-performance network processing, signal processing, and data acquisition. Combining it with BittWare's Anemone coprocessor and ATLANTIS FrameWork enhances productivity and portability, and allows even greater processing efficiency. Over 16 GB of onboard memory includes DDR3 SDRAM and QDR II/II+ SRAM. Two front-panel QSFP+ cages provide additional flexibility for serial I/O, allowing two 40GbE interfaces (or eight 10GbE), direct to the FPGA for reduced latency, making it ideal for high-frequency trading and networking applications.
)/	S5-PCle (S5PE) <b>BittWare</b>	Stratix V GX/GS	This PCIe x8 card is based on Altera's Stratix V GX or GS FPGA and is designed for high-performance network processing, signal processing, and data acquisition. Combining it with BittWare's Anemone coprocessor and ATLANTIS FrameWork enhances productivity and portability and allows even greater processing efficiency. The board provides up to 32 GB of DDR3 SDRAM with optional ECC. An optional VITA 57 FMC site provides additional flexibility for enhancing the board's I/O and processing capabilities, making it ideal for analog I/O and processing. The board also has the option of two front-panel QSFP+ cages for serial I/O, which support 10G per lane direct to the FPGA for reduced latency, making it ideal for high-frequency trading and networking applications. It is also available with A/D and D/A conversion options.
	PROCe V GiDEL	Stratix V GX/GS (Gen3 x8) 5SGXMA3K2F40C3N 5SGXMA7K2F40C2N 5SGSMD8K2F40C2N	This half-length PCIe x8 card is based on Altera's Stratix V GX or GS FPGA and is a versatile and efficient solution for high-performance network processing, signal processing, and data acquisition. Combining it with GiDEL's PROCWizard software and data management IP cores enhances productivity and portability, and allows even greater processing efficiency. The platform features 16+ GB of onboard memory that includes DDR3 SDRAM and SRAM. Typical sustainable throughput is 8,000 GBps for internal memories and 25+ GBps for onboard memory. Networking capabilities include one CXP connector cage suitable for 100GbE Ethernet (100GBASE-CR10, 100GBASE-SR10), 3×40 GbE, or single Infiniband 12×QDR link, two SFP+ cage suitable for 10 GbE, and Optical Transport Network. Additional I/O interfaces, 2× high-speed inter-board connectors (up to 12×14.1Gbps full duplex GPIO) for board-to-board and proprietary daughterboards connectivity.

	Product and Vendor Name	Device	Description			
	ProcFG GiDEL	Stratix V GX Stratix IV E	This kit is based on Altera's Stratix FPGA. It is used for development of vision algorithms, machine vision, and medical imaging applications. ProcFG combines high-speed acquisition and powerful FPGA processing with selective on-the-fly region of interest (ROI) offloading for convenient processing on standard PCs. The ProcFG captures all incoming image data or dynamically targets and extracts ROIs based on real-time FPGA analysis of the incoming data, and supports acquisition from both line and area scan cameras.			
I/O Interconnect (Continued)	S4-3U-VPX (S43X) BittWare	Stratix IV GX	This commercial or rugged 3U VPX card is based on Altera's Stratix IV GX FPGA that is designed specifically for serial I/O-based applications, creating a completely flexible, reconfigurable VPX board. BittWare's ATLANTIS FrameWork and the FINe Host/Control Bridge greatly simplify application development and integration of this powerful board. The board provides a configurable 25-port SERDES interface supporting a variety of protocols, including Serial RapidIO, PCIe, and 10GbE. The board also features 10/100/1000 Ethernet, and up to 4 GB of DDR3 SDRAM. The VITA 57-compliant FMC site provides enhanced flexibility, which supports 10 SERDES, 60 LVDS pairs, and 6 clocks.			
	SP/D4-AMC (D4AM) BittWare		This board features the I/O processing power of two Altera Stratix IV FPGAs and is a mid- or full-size, single-width AdvancedMC that can be attached to AdvancedTCA carriers or other cards equipped with AMC bays, and used in MicroTCA systems. An Altera Stratix IV GX FPGA paired with a Stratix IV E FPGA makes the D4AM an extremely high-density, flexible board. The FPGAs are connected by two full-duplex 2 GBps lanes of parallel I/O for data sharing. Each FPGA supports BittWare's ATLANTIS FrameWork to greatly simplify application development and integration. A VITA 57-compliant FMC site provides enhanced flexibility, which connects directly to the Stratix IV E FPGA for LVDS and to the Stratix IV GX FPGA for SERDES. The board also provides an IPMI system management interface and a configurable 18-port AMC SERDES interface supporting a variety of protocols. Onboard memory includes up to 1 GB of DDR3 SDRAM and 128 MB of flash memory, and Ethernet is available via the AMC front and rear panels. It is also available with A/D and D/A conversion options.			
	SP/S4-AMC (S4AM) <b>BittWare</b>	Stratix IV GX	This board is based on Altera's Stratix IV FPGA and is a mid- or full-size, single-width AdvancedMC that can be attached to AdvancedTCA carriers or other cards equipped with AMC bays, and used in MicroTCA systems. The S4AM features a high-density, low-power Altera Stratix IV GX FPGA designed specifically for serial I/O-based applications, creating a completely flexible, reconfigurable AMC. Providing enhanced flexibility is the VITA 57-compliant FMC site, which features 8 SERDES, 80 LVDS pairs, and 6 clocks directly to the FPGA. BittWare's ATLANTIS FrameWork, in conjunction with the FINe III Host/Control Bridge, greatly simplifies application development and integration of this powerful board. The board also provides an IPMI system management interface, a configurable 15-port AMC SERDES interface supporting a variety of protocols, and a front panel 4x SERDES interface supporting CPRI and OBSAI. Additionally, the board features 10/100 Ethernet, GbE, two banks of DDR3 SDRAM, two banks of QDR II+ SRAM, and flash memory for booting the FPGAs and FINe. It is also available with A/D and D/A conversion options.			
	4S-XMC (4SXM) BittWare	Stratix IV GX	This is a single-width switched mezzanine card (XMC), designed to provide powerful FPGA processing and high-speed serial I/O capabilities to VME, VXS, VPX, cPCI, AdvancedTCA, or PCIe carrier boards. The 4SXM features a high-density, low-power Altera Stratix IV GX FPGA, which was designed specifically for serial I/O-based applications and is PCI-SIG* compliant for PCIe Gen1 and Gen2. Four SFP compact optical transceivers are available on the front panel. There are 8 multi- gigabit serial lanes supporting PCIe, Serial RapidIO, and 10GbE available via the board's rear panel, as well as 44 general-purpose digital I/O signals. The 4SXM also provides QDR II+ SRAM and flash memory.			

	Product and Vendor Name	Device	Description
	S4GX-AMC BittWare	Stratix IV GX EP4SGX230F1517	This board is based on Altera's Stratix IV GX FPGA and is a mid-size, single-width AdvancedMC that can be attached to AdvancedTCA carriers or other cards equipped with AdvancedMC bays, and used in MicroTCA systems. This board has two banks of DDR3 SDRAM (up to 1 GB each), and two banks of QDR II SRAM (up to 9 MB). Includes IP support for Serial RapidIO, PCIe, GbE, 10G Ethernet (XAUI), CPRI, and OBSAI interfaces.
	ProcE GiDEL	EP4S820E EP3S340L EP2S60F1020C4N	This Altera-based PCIe x4 platform is ideal for high-speed data acquisition, algorithmic acceleration, IP validation, and verification of small SoCs. This board has five levels of memory structure (8.5 GB+) with maximum sustainable throughput of 4,693 GBps for internal memories and 12 GBps for DRAM.
	Stratix IV GX/GT 40G/ 100G Interlaken <b>HiTech Global</b>	Stratix IV EP4S100G5 EP4SGX530	This board integrates the most fundamental electrical and optical interfaces for building 200G subsystems. It implements CAUI and Interlaken high-speed serial interfaces, industry-leading, high-speed DDR3 SDRAM and QDR II+ SRAM interfaces, and high-speed parallel interconnect for NetLogic knowledge-based processors (KBPs). The modular design enables expansion to support legacy and emerging optical modules.
	Xpress GX4 Kit PLDA	Stratix IV GX EP4SGX230KF40C2N	This kit provides a complete hardware and software environment for Altera Stratix IV GX FPGAs. It is built around a PCI form factor card compliant with PCI-SIG and targets the development of designs using PCIe Gen1 or Gen2.
I/O Interconnect (Continued)	C3 Digital Radio Kit <b>CEPD</b>	Cyclone III EP3C16	This kit aids the development and testing of algorithms and signal processing applications including digital radio, modulator/demodulator development, software-defined radio, high-speed data acquisition and signal processing, and audio data acquisition and signal processing. The acquired signals are sampled and then digitally processed by a Cyclone III FPGA. The FPGA card comes with a JTAG programming connector and a configuration PROM to retain the FPGA settings. The PCI card provides interfaces for the FPGA card to a computer PCI bus, RS232 interface, and user push buttons and includes a digital radio reference design example and full documentation.
I/O Inter	Cyclone III FPGA/ PCI Development Board <b>CEPD</b>	Cyclone III EP3C16F484C8N	This board provides a platform for fast and easy prototyping and design verification with the Cyclone III EP3C16F484C8N FPGA. It can be accessed either through the PCI bus or powered as a stand-alone system and accessed through an RS232 port. It comes with an onboard configuration PROM to retain the FPGA settings, an RS232 level shifter, voltage monitor, oscillator, buttons, and LEDs. There is a prototyping area on the board for user circuits and all FPGA pins are accessible through connectors and clearly labeled test points. The connectors are designed to mate with other CEPD daughterboards.
	SuperUSBC3-55 PLDA	Cyclone III EP3C55U484C6N	This kit provides a low-cost hardware and software environment for prototyping and deploying SuperSpeed USB applications. It targets the Altera Cyclone III FPGA (EP3C55F484C6N) and includes everything you need to implement a complete USB 3.0 subsystem.
	PCI-X Development Board Terasic Technologies, Inc.	Cyclone III FPGA	This board provides a hardware platform for developing and prototyping low-power, high-performance, logic-intensive PCI-based designs on an Altera Cyclone III FPGA. External memory is provided to facilitate the development of designs that need extra storage capacity or higher bandwidth memory. It also includes an LVDS interface us- ing high-speed Terasic connectors (HSTCs) for high-speed interface applications.
	QuickUSB Starter Kit <b>Bitwise Systems</b>	Cyclone II EP2C20F256C7	This kit includes one QuickUSB module and one QuickUSB Cyclone II Evaluation Board. The evaluation board has a QuickUSB module site on headers that provide access to the signals. The EP2C20F256C7 FPGA connects to nearly every pin of the QuickUSB module, and extra I/O pins go to the headers so you can wire in your circuitry. The kit gets its power from the USB bus, but if you need more power, there is a power connector and a 5V 2A power supply included in the kit.

	Product and Vendor Name	Device	Description
	HD FIFO Modules Averlogic	Daughtercard	This daughtercard is designed for evaluating the Averlogic AL460A HD-FIFO. It has two embedded AL460A-7-PBF (or AL460A-13-PBF) devices operating in parallel, expanding the bus width to 32 bits. Control signals and data bus signals are available on two 50-pin connectors. A separate adaptor board (HSMC interface) is available for connecting the module directly to a Cyclone III FPGA Starter Kit.
	Broadcast Video Card <b>Bitec</b>	Daughtercard	This card is designed for professional video equipment developers. The dual ASI/ SD-SDI interfaces allow access to industry-standard video transport signals. Based on the latest adaptive cable equalizers and drivers, the ASI/SDI interfaces provide excellent noise immunity up to cable lengths of 350 meters. A voltage-controlled crystal oscillator (VCXO) allows precise synchronization to incoming ASI signals. A DVB-T reference design using the Bitec broadcast video card daughtercard and a Cyclone III FPGA Development Kit is available.
	Quad Video Board <b>Bitec</b>	Daughtercard	This board is based on the Texas Instruments TVP5154 quad video decoder. The analog video inputs include composite video and S-video. Video output is based on the Chrontel CH7010B device, enabling single-link DVI, component analog, and composite analog outputs. The device accepts digital, parallel video data, and clocking from the host FPGA via the HSMC connector, which configures and monitors the device over an I <sup>2</sup> C link. A DVI output connector and mini-DIN output connector are provided.
Continued)	HDMI Receiver/Transmitter <b>Microtronix</b>	Daughtercard	This daughtercard interfaces a HDMI receiver and transmitter to your Altera FPGA development kit using the HSMC expansion connector. The receiver also supports an analog component video (YCbCr) interface. The card uses the Analog Devices AD9889 HDMI Transmitter and AD9880 HDMI Receiver to support HDTV formats up to 1080p at 60 Hz. The receiver offers the flexibility of both an analog interface and an HDMI receiver integrated on a single chip.
I/O Interconnect (Continued)	Quad Link LVDS Interface <b>Microtronix</b>	Daughtercard	This daughtercard supports receive and transmit LVDS links, each consisting of five data channels and one clock for a total of 48 LVDS channels. The standard configuration of 20 TX + 4 clk and 20 RX + 2 clk is capable of supporting LCD display panels up to 1080p at 100/120 Hz. Onboard LVDS termination resistors can be removed to convert receiver channels into transmitters as required to support 12 bit or 14 bit color applications. It is used for capturing LVDS video data, connecting to a camera link interface, or connecting to LCD panels using LVDS, mini-LVDS, RSDS, and PPDS low-voltage panel interface signaling.
	Ethernet USB Expansion Kit Microtronix Inc.	Daughtercard	This kit includes a wireless 802.11b CompactFlash card and a Microtronix CompactFlash board.
	I <sup>2</sup> C Design Kit <b>Microtronix Inc.</b>	Daughtercard	This kit provides an easy way to design, develop, and test the Microtronix I <sup>2</sup> C IP core.
	10/100/1000 Ethernet PHY Daughter Board with Marvell PHY <b>MorethanIP</b>	Daughtercard	This kit provides the ability to implement high-speed Ethernet PHY solutions for prototyping and evaluation and embedded software development.
	10/100/1000 Ethernet PHY Daughter Board with Texas Instruments PHY <b>MorethanIP</b>	Daughtercard	This kit provides the ability to implement fast Ethernet solutions for prototyping and evaluation and embedded software development.
	CX4 to HSMC Adapter MorethanIP	Daughtercard	This passive daughtercard for 10GbE CX-4 copper interconnect prototyping features a four-lane differential 3.125 Gbps connector (CX-4) for 10GbE IEEE 802.3ak, a 160-pin HSMC to the main board, and compatibility with Stratix II GX mother boards that use HSMC connectors.
	SFP HSMC Terasic Technologies, Inc.	Daughtercard	This SFP HSMC is for the development of SGMII Ethernet, Fibre Channel, CPRI/ OBSAI, and SONET designs based on transceiver-based host boards with HSMC connectors.

	Product and Vendor Name	Device	Description
	Arria V SoC Development Kit and SoC Embedded Design Suite <b>Altera</b>	Arria V SoC 5ASTFD5K3F40I3NES	The Altera Arria V SoC Development Kit offers a quick and simple approach to develop custom ARM processor-based SoC designs. Altera's midrange, transceiver-based Arria V FPGA fabric provides the highest bandwidth with the lowest total power for midrange applications such as remote radio units, 10G/40G line cards, medical imaging, broadcast studio equipment, and the acceleration of image- and video-processing applications. This development kit includes the SoC Embedded Design Suite software development tools. The development board has PCIe Gen2 x4 lanes (endpoint or rootport), two FMC expansion headers, dual Ethernet PHYs, and various DRAM and flash memories.
	Cyclone V SoC Development Kit <b>Altera</b>	Cyclone V SoC 5CSXFC6D6F31C8NES	The Altera Cyclone V SoC Development Kit offers a quick and simple approach to develop custom ARM processor-based SoC designs accompanied by Altera's low-power, low-cost Cyclone V FPGA fabric. This kit supports a wide range of functions, such as processor and FPGA prototyping and power measurement, industrial networking protocols, motor control applications, acceleration of image- and video-processing applications, PCIe x4 lane with ~1,000 MBps transfer rate (endpoint or rootport).
	Cyclone V GT FPGA Development Kit <b>Altera</b>	Cyclone V GT 5CGTFD9E5F35C7N	This kit can be used to prototype Cyclone V GT FPGA or Cyclone V GX FPGA applications. It offers a quick and simple way to develop low-cost and low-power system-level designs and achieve rapid results. This kit supports a myriad of functionality, such as FPGA prototyping, FPGA power measurement, transceiver I/O performance up to 5.0 Gbps, PCIe Gen2 x4 (at 5.0 Gbps per lane), endpoint or rootport support.
Embedded	Cyclone V E FPGA Development Kit <b>Altera</b>	Cyclone V E 5CEFA7F31C7N	The Cyclone V E Development Kit offers a comprehensive general-purpose development platform for many markets and applications, including industrial, networking, military, and medical applications. The kit features an Altera Cyclone V device and a multitude of onboard resources, including multiple banks of DDR3 and LPDDR2 memory, LCD character display, LEDs, user switches, USB, and RJ-45 connectors. The Cyclone V E Development Kit gives industrial equipment designers greater flexibility in implementing real-time Ethernet communications with industrial Ethernet IP cores.
	Nios II Embedded Evaluation Kit, Cyclone III Edition <sup>1</sup> Altera	Cyclone III EP3C25N	This kit includes a complete hardware and software design environment for a 32 bit microcontroller plus FPGA evaluation. Beginners can check out the pre-built, eye-catching demos displayed on the LCD touch screen or do some lightweight development. Advanced microcontroller designers can learn about the latest techniques, multiprocessor systems, or about designing a complete system in 30 minutes.
	Cyclone III FPGA Development Kit <b>Altera</b>	Cyclone III EP3C120N	This kit contains 8 MB SSRAM, 256 MB DDR2 SDRAM, 64 MB flash, configuration via USB, 10/100/1000 Ethernet and USB ports, onboard oscillators and SMAs, graphics LCD and character LC displays, two HSMC expansion connectors, three HSMC debug cards, and onboard power measurement circuitry. Complete documentation including reference designs is also included: <i>Create Your First FPGA Design in an Hour</i> and <i>Measure Cyclone III FPGA Power</i> . This kit also includes Quartus II Web Edition design software, an evaluation edition of the Nios II processor plus related design suite, and the Altera IP library.
	Nios II Development Kit, Cyclone III Edition <sup>1</sup> <b>Altera</b>	Cyclone III EP3C120N	The unique combination of high-performance embedded processor power and easy-to-use integrated design software has been updated to take advantage of Cyclone III devices, the industry's lowest cost, first-to-market 65 nm FPGA family. This development kit provides an ideal environment for developing and prototyping a wide range of price-sensitive, high-performance embedded applications.

<sup>1</sup> RoHS compliant.

	Product and Vendor Name	Device	Description
	PROC104 GiDEL	Stratix IV E Stratix III L Stratix III E	This is a PCIe/104 standard Altera-based platform incorporating compact, self-stacking, and rugged industrial-standard connectors. This powerful platform is ideal for high-performance FPGA development and deployment across a range of size, weight, and power-constrained (SWaP-constrained) application areas, including signal intelligence, image processing, software-defined radio, and autonomous modules, or vehicles. The PROC104 can be hosted via 4-lane PCIe and is stackable. The board's high-speed performance coupled with memory and add-on daughterboards' flexible architecture enable the system to meet almost any computational needs. In addition to 512 MB onboard memory, two SODIMM sockets provide up to 8 GB of memory.
	PROCStar IV GiDEL	Stratix IV EP4SE530H35C2N (1–4 FPGAs)	This full-length PCIe x8 card is based on Altera's Stratix IV E FPGAs. It provides a high-capacity, high-speed FPGA-based platform fortified with high throughput and massive memory resulting in a powerful and highly flexible system. The performance, memory, and add-on daughterboards' flexible architecture enable the system to meet almost any computation needs. In addition to 2 GB onboard memory, 8 SODIMM sockets provide up to 32 GB of memory or additional connectivity and logic. The largest FPGA-based supercomputer at the National Science Foundation Center for High-Performance Reconfigurable Computing (NSF CHREC) center houses 100 of these cards (400 Altera FPGAs) and is used for Bio-RC, HFT, data mining, and seismic analysis applications.
Embedded (Contniued)	BeMicro SDK <b>Arrow</b>	Cyclone IV E EP4CE22F17C7N	This Arrow BeMicro SDK enables a quick and easy evaluation of soft core processors for both embedded software developers and hardware engineers. The kit builds on the success of the original BeMicro evaluation kit by adding features, such as Mobile DDR memory, Ethernet, and even the option of using a file system by slotting in a micro-SD card. The BeMicro SDK connects to a PC via a USB connection, which is used for power, programming, and debugging. Arrow has a number of reference designs and pre-built software templates that can be downloaded for this kit that highlight the benefits of building embedded systems in FPGAs.
Emb	Industrial Networking Kit <b>Terasic Technologies, Inc.</b>	Cyclone IV E EP4CE115	The Industrial Networking Kit (INK) offers a comprehensive development platform for industrial automation and applications. The kit consists of the DE2-115 board featuring the Altera Cyclone IV device and dual 10/100/1000-Mbps Ethernet, 128 MB SDRAM, 8 MB flash memory, 2 MB SRAM, HSMC and GPIO connectors, USB 2.0, an SD card slot, switches and buttons, LEDs, 16x2 display, audio and video, and VGA-out. The kit also includes an Industrial Communications Board (ICB-HSMC) that supports RS-485, RS-232, CAN, and additional I/O expansion.
	Low-Power Reference Platform <b>Arrow</b>	Cyclone III EP3C25 MAX IIG EPM240T100	This platform uses the low-power Altera Cyclone III FPGAs and MAX IIG CPLDs. It demonstrates how to minimize power consumption in portable and battery-powered embedded systems and gives you the flexibility to create application-specific low-power solutions.
	CMCS002M Controller FPGA Module <b>Dallas Logic</b>	Cyclone III EP3C25	This module allows you to implement general logic functions and Nios II processor operations in a compact form factor module. The module uses the Cyclone III EP3C25 FPGA, 512K x8 SRAM, EP1S16 FPGA serial loader (FPGA and Nios II processor boot), and a USB 2.0 peripheral port (low- and full-speed operation). This module also supports the Cardstac specification (master or slave standard card, 128 pins), and can interface with other modules designed to that specification.
	Lancelot VGA IP Design Kit Microtronix Inc.	Daughtercard	This kit includes a small hardware board with a 24 bit RAMDAC, VGA connector, stereo audio connector, and two PS/2 connectors.
	Compact Flash Expansion Kit Microtronix Inc.	Daughtercard	This inexpensive module allows the addition of compact flash cards to the Microtronix Product Starter Kit development board system.

	Product and Vendor Name	Device	Description
	Stratix IV E FPGA Development Kit <b>Altera</b>	Stratix IV E EP4SE530	This kit allows rapid and early development of designs for high-performance Stratix IV FPGAs. The development board provides general I/Os that connect to onboard switches and indicators, and to the included two-line LCD and 128 x 64 graphics display. The board also has non-volatile and volatile memories (64 MB flash, 4 MB pseudo-SRAM, 36 Mb QDR II SRAM, 128 MB DDR2 DIMM, and 16 MB DDR2 device), HSMC, and 10/100/1000 Ethernet interfaces. The kit is delivered with Quartus II software and all of the cabling required to start using the board straight out of the box.
	Stratix III FPGA Development Kit <b>Altera</b>	Stratix III EP3SL150	This kit allows rapid and early development of designs for high-performance Stratix III FPGAs. The development board provides general I/Os that connect to onboard switches and indicators, and to the included two-line LCD and 128 x 64 graphics display. The board also has non-volatile and volatile memories (64 MB flash, 4 MB pseudo-SRAM, 36 Mb QDR II SRAM, 128 MB DDR2 DIMM, and 16 MB DDR2 device), HSMC, and 10/100/1000 Ethernet interfaces. The kit is delivered with Quartus II software and all of the cabling required to start using the board straight out of the box.
yping	ProcSoC3-4S System GiDEL	Stratix IV EP4SE820F43C3	PROC_SoC Verification System provides scalability of multiple interconnected FPGA modules, enabling verification of SoC designs from 6 million to 360 million equivalent ASIC gates. Each ProcSoC module itself is a modular and scalable SoC verification system. Fast GbE connection combined with GiDEL's development tools enable it to run the target software or regression suites via remote servers connected to the SoC/ASIC design. The remote operation is performed at near actual system speed allowing for hardware-software integration and co-verification. Two chassis configurations are available, ProcSoC3 and ProcSoC10, capable of supporting up to 3 or 10 PROC12M boards, respectively. Each ProcSoC system can prototype a single SoC or be partitioned to prototype multiple designs in parallel. The ProcSoC's unique interconnectivity topology enables any FPGA to connect directly to any other FPGA in the system even in large systems.
ASIC Prototyping	ProcE GiDEL	Stratix IV, III EP4S820E EP3S340L	This Altera-based PCIe x4 platform is ideal for high-speed data acquisition, algorithmic acceleration, IP validation, and verification of small SoCs. This board has five levels of memory structure (8.5 GB+) with maximum sustainable throughput of 4,693 GBps for internal memories and 12 GBps for DRAM.
	Single-FPGA (Tile) Prototyping Solution <b>Polaris Design Systems</b>	Stratix IV	This single-FPGA prototyping board can accommodate up to 15 million gate designs. It has a single Stratix IV FPGA and 18 Mb of SRAM. The board can be used either in a rack-mountable system or as a stand-alone unit.
	Multi-FPGA (Logic) Prototyping Solution <b>Polaris Design Systems</b>	Stratix IV	This multi-FPGA prototyping board can accommodate up to 30 million gate designs. The board has three Stratix IV FPGAs, SRAM, and 2 GB of DDR3 SDRAM (expandable to 8 GB). The board can be used either in a rack-mountable system or as a stand-alone unit.
	DN7002k10MEG The Dini Group	Stratix IV EP4SE820F43CxN EP4SE530F43CxN	This complete logic emulation system allows you to prototype SoC logic and memory designs. It can operate as a stand-alone system, or be hosted via a USB interface. A single system, configured with two Stratix IV EP4SE820 FPGAs, can emulate up to 13 million gates. All FPGA resources are available for the target application. Each FPGA position can use any available speed grade.
	DN7406k10PCle-8T <b>The Dini Group</b>	Stratix IV EP4SE820F43CxN EP4SE530F43CxN	This complete logic prototyping system allows you to prototype logic and memory designs. The DN7406k10PCIe-8T is hosted in an eight-lane PCIe Gen1 bus, but can be used as a stand-alone system configured via USB or CompactFlash. A single board configured with six Altera Stratix IV EP4SE820 FPGAs can emulate up to 31 million gates. All of the FPGA resources are available for your application, and any combination of speed grades can be used.
	DN7020k10 The Dini Group	Stratix IV	This complete logic prototyping system gives ASIC and IP designers a vehicle to prototype logic and memory designs using up to 20 Stratix III or Stratix IV devices.
	DN7006K10PCle-8T The Dini Group	Stratix IV	This complete logic prototyping system with a dedicated PCIe interface gives ASIC and IP designers a vehicle to prototype logic and memory designs using up to six Stratix III or Stratix IV devices.

	Product and Vendor Name	Device	Description
	Arria 10 FPGA Development Kit <b>Altera</b>	Arria 10	This kit provides a full-featured hardware development platform for prototyping and testing high-speed serial interfaces to an Arria 10 GX FPGA. This kit includes the PCIe x8 form factor, two FMC connectors for expandability, Ethernet, USB, and SDIs. The board includes one connector for plugging in DRAM and SRAM daughtercards. Supported daughtercard formats include DDR4 x72 SDRAM, DDR3 x72 SDRAM, RLDRAM 3 x36, and QDR IV x36 SRAM. This board also includes SMA connectors for transceiver output, clock output, and clock input. Several programmable oscillators are available and other user interfaces include user push buttons, DIP switches, bi-color user LEDs, an LCD display, power, and temperature measurement circuitry.
	Arria 10 FPGA Signal Integrity Kit <b>Altera</b>	Arria 10	This kit enables a thorough evaluation of transceiver signal integrity and device interoperability. Features include five full-duplex 28 Gbps transceiver channels with edge launch connectors, one 14 Gbps backplane connector (from Amphenol), and ten full-duplex 12.5 Gbps transceiver channel with Samtec Bullseye connector. This board also includes several programmable clock oscillators, user push buttons, DIP switches, user LEDs, a 7-segment LCD display, power and temperature measurement circuitry, Ethernet, an embedded USB-Blaster II, and JTAG interfaces.
ose	MAX 10 FPGA Development Kit <b>Altera</b>	MAX 10	This kit offer a comprehensive general-purpose development platform for many markets and applications, such as industrial and automotive. This fully featured development kit includes a 10M50DAF484C6G device, DDR3 memory, 2X 1 GbE, HSMC connector, quad serial peripheral interface, 16 bit digital-to-analog converter (DAC) flash, and 2X PMOD headers.
General Purpose	MAX 10 FPGA Evaluation Kit <b>Altera</b>	MAX 10	The 10M08 evaluation board will enable a cost-effective entry point to MAX 10 FPGA design. The card comes complete with an Arduino header socket, which will enable a wide variety of daughtercards to be connected. Other features include a MAX 10 10M08SAE144C8G device, Arduino shield expansion, access to 80 I/O through-holes, and prototype area.
	Stratix V Advanced Systems Development Kit <b>Altera</b>	Stratix V 2x 5SGXEA7N- 2F45C2N	This kit is a complete systems design environment that includes both the hardware and software needed to begin architecture development and system design using Stratix V FPGAs. The PCIe-based form-factor utilizes a x16 edge connector, and includes high memory bandwidth to DDR3, QDR II+, and serial memory. Multiple high-speed protocols are accessible through FMC and HSMC connections.
	Cyclone V GT FPGA Development Kit <b>Altera</b>	Cyclone V GT 5CGTFD9E5F35C7N	This kit can be used to prototype Cyclone V GT FPGA or Cyclone V GX FPGA applications. It offers a quick and simple way to develop low-cost and low-power system-level designs and achieve rapid results. This kit supports a myriad of functionality, such as FPGA prototyping, FPGA power measurement, transceiver I/O performance up to 5 Gbps, and PCIe Gen2 x4 (at 5 Gbps per lane), endpoint or rootport support.
	Cyclone V E FPGA Development Kit <b>Altera</b>	Cyclone V E 5CEFA7F31C7N	The Cyclone V E FPGA Development Kit offers a comprehensive general-purpose development platform for many markets and applications, including industrial, networking, military, and medical applications. The kit features an Altera Cyclone V device and a multitude of onboard resources including multiple banks of DDR3 and LPDDR2 memory, LCD character display, LEDs, user switches, USB, and RJ-45 connectors. The Cyclone V E Development Kit gives industrial equipment designers greater flexibility in implementing real-time Ethernet communications with Industrial Ethernet IP cores.

	Product and Vendor Name	Device	Description
	MAX V CPLD Development Kit <b>Altera</b>	MAX V 5M570Z	This low-cost platform will help you quickly begin developing low-cost, low-power CPLD designs. Use this kit as a stand-alone board or combined with a wide variety of daughtercards that are available from third parties.
	Cyclone III FPGA Starter Kit <sup>1</sup> Altera	Cyclone III EP3C25N	This kit contains 1 MB SSRAM, 16 MB DDR SDRAM, 16 MB parallel flash, configuration via USB, four user push buttons, four user LEDs, and power measurement circuitry. Complete documentation including reference designs is provided: <i>Create Your First FPGA Design in a Hour, Measure Cyclone III FPGA Power</i> , and <i>Create Your First Nios II Design</i> . This kit also includes Quartus II Web Edition design software, the evaluation edition of the Nios II processor plus related design suite, and the Altera IP library.
	Cyclone III LS FPGA Development Kit <b>Altera</b>	Cyclone III LS EP3CLS200F780C7N	This kit combines a high-density, low-power Cyclone III LS FPGA with a complete suite of security features implemented at the silicon, software, and IP levels. These security features provide passive and active protection of your IP from tampering, reverse engineering, and counterfeiting. It uses the EP3CLS200 FPGA—200K LEs at less than 0.25 W static power.
	BeMicro MAX 10 FPGA Evaluation Kit <b>Arrow</b>	MAX 10	The BeMicro MAX 10 FPGA evaluation kit is an entry-level kit from Arrow that includes the 10M08DAF484C8G device, 8 MB SDRAM, 2X PMOD headers, and 2X 40-pin prototype headers.
(Continued)	Mpression Odyssey MAX 10 FPGA IoT Evaluation Kit <b>Macnica</b>	MAX 10	The Macnica MAX 10 FPGA evaluation kit connects and controls your FPGA design via Bluetooth using the Mpression Odyssey Smartphone application. This kit also includes a 10M08U169C8G device, SDRAM, Arduino shield expansion capability, and Bluetooth SMART connectivity module.
General Purpose (Continued)	DE2-115 Development and Education Board <b>Terasic Technologies, Inc.</b>	Cyclone IV E EP4CE115	This board is part of the DE2 educational development board series and features the Cyclone IV E EP4CE115 FPGA. The DE2-115 offers an optimal balance of low cost, low power, and a rich supply of logic, memory and DSP capabilities, as well as interfaces to support mainstream protocols including GbE. A HSMC connector is provided to support additional functionality and connectivity via HSMC daughtercards and cables.
	Video Development Kit <b>Bitec</b>	Cyclone III FPGA	This kit contains the Cyclone III FPGA Development Kit and two HSMC video interface cards together with a collection of IP cores and reference designs. The kit provides a variety of video interface standards including both digital and analog up to HD resolutions.
	ViClaro III HD Video Enhancement Development Platform <b>Microtronix</b>	Cyclone III FPGA	This video enhancement development platform supports 100/120-Hz HDTV that is 1080p bandwidth-capable and features 32 bit DDR2 SDRAM memory, a HDMI transmitter, an analog/HDMI receiver, and dual LVDS links.
	DE0 Development Board <b>Terasic Technologies, Inc.</b>	Cyclone III EP3C16F484C6N	This board provides all the essential tools for you to learn about digital logic and FPGAs. It is equipped with an Altera Cyclone III EP3C16 FPGA, which offers 15,408 LEs. The board provides 346 user I/O pins and is loaded with a rich set of features. It is suitable for advanced university and college courses as well as the development of sophisticated digital systems, and includes software, reference designs, and accessories.
	CoreCommander Development Kit <b>System Level Solutions</b>	Cyclone III EP3C25F256C8	This kit features the Altera Cyclone III FPGA that provides more than enough room for almost any embedded design. This flexible board comes with a suite of SLS IP Cores, drivers, and application software. Delivered as a complete package, this kit ensures quick and easy implementation of industry-leading cores with reduced risk, at a very low cost.

	Product and Vendor Name	Device	Description
	ProcPAK II GiDEL	Cyclone II EP2C35	ProcPAK II development kit is based on Altera's Stratix II FPGA platform. The development kit greatly improves time to market. There is no need to design the board, the PCI driver, or the application driver layer, define board constraints, design memory controller, and write environment FPGA code. This kit enables designers to focus on their proprietary value-added design instead of spending their valuable effort to recreate standard design components. With ProcMultiPort innovative memory controller, the generated HDL code enables high-speed, easy-to-use parallel access to large memories.
	DE1 Development Board <b>Terasic Technologies, Inc.</b>	Cyclone II EP2C20	This board is a smaller version of the DE2 board. It is useful for learning about digital logic and FPGAs. Featuring an Altera Cyclone II EP2C20 FPGA, it is designed for university and college laboratory use, and is suitable for a wide range of exercises in courses on digital logic and computer organization.
	DE2 Development Board <b>Terasic Technologies, Inc.</b>	Cyclone II EP2C35	This board was designed by professors, for professors. It is an ideal vehicle for learning about digital logic and FPGAs. Featuring an Altera Cyclone II EP2C35 FPGA, the DE2 board is designed for university and college laboratory use. It is suitable for a wide range of exercises in courses on digital logic and computer organization.
General Purpose (Continued)	DE2-70 Digital Camera and Multimedia Development Platform <b>Terasic Technologies, Inc.</b>	Cyclone II EP2C70F896C6N	This board is a modified version of the Altera DE2 board with a larger FPGA and more memory. It is an excellent vehicle for learning about digital logic and FPGAs. Featuring an Altera Cyclone II EP2C70 FPGA, the DE2 board is designed for university and college laboratory use.
General Purpo	MAX II/MAX IIZ Development Kit <b>System Level Solutions</b>	MAX II EPM240 EPM240Z	This board provides a hardware platform for designing and developing simple and low-end systems based on Altera MAX II or MAX IIZ devices. The board features a MAX II/MAX IIZ EPM240T100Cx/EPM240ZM100Cx device with 240 LEs and 8,192 bits of user flash memory (UFM). The board also supports vertical migration into EPM570T100Cx devices with 570 LEs and 8,192 bits of UFM.
	MAX II Micro Terasic Technologies, Inc.	MAX II CPLD EPM2210F324C3	This kit, equipped with the largest Altera MAX II CPLD and an onboard USB-Blaster cable, functions as a development and education board for CPLD designs. This kit also includes reference designs with source code.
	HSMC Prototyping Board <b>Bitec</b>	Daughtercard	This board provides a solution for prototyping circuits and testing them together with the latest Altera FPGA development kits. This board provides access to the complete set of HSMC signals via a footprint of standard 0.1" pitch headers. The HSMC power pins are accessed via fuses for added security. The main prototype matrix comprises a 0.1" grid interleaved with +3.3 V and GND access points. Footprints for commonly used 25-way and 9-way D-type connectors are included on the board.
	HSMC DVI Input/Output Module Bitec	Daughtercard	This DVI transmitter/receiver module for the HSMC interface enables you to interface FPGA projects to real-world DVI signals.
	SC DVI Input Module Bitec	Daughtercard	This DVI module for the Santa Cruz interface enables you to interface FPGA projects to real-world DVI signals.

	Product and Vendor Name	Device	Description
	SC DVI Output Module Bitec	Daughtercard	This DVI module for the Santa Cruz interface enables you to drive high-resolution displays with digital clarity.
ued)	SC Camera Bitec	Daughtercard	This board features a 5.2-megapixel camera daughtercard with selectable frame rates and resolutions.
ose (Contin	SC Proto Bitec	Daughtercard	This prototyping board for the Santa Cruz interface has convenient access points to power and ground with connector break-out.
General Purpose (Continued)	TRDB_DC2 1.3 Megapixel Camera Module Terasic Technologies, Inc.	Daughtercard	This module consists of complete digital camera reference designs with source code in Verilog HDL and a user manual with live demo examples. It supports exposure, light control, and motion capture.
	TRDB_LCM Digital Panel Daughtercard <b>Terasic Technologies, Inc</b> .	Daughtercard	This 3.6" digital panel development kit consists of reference designs (TV player and color pattern generator) with source code in Verilog HDL.

#### SoC System on Modules

System on modules (SOMs) provide a compact, pre-configured memory and software solution perfect for prototyping, proof-of-concept and initial system production. SOMs enable you to focus on your IP, algorithms, and human/mechanical interfaces rather than fundamentals of the SoC and electrical system and software bring-up. In some cases, SOMs can also make sense for full system production.

The following Altera SoC-based SOMs are available now from Altera Design Services Network (DSN) partners:

Partner	SOM	Altera SoC	Main Memory*	Module Image
Critical Link	MitySOM-5CSX	Cyclone V SoC	Up to 2 GB DDR3 with ECC	
DENX Computer Systems	MCV	Cyclone V SoC	1 GB DDR3 SDRAM	
EXOR International	uS02 microSOM™	Cyclone V SoC	1 GB DDR3 SDRAM	ALL TO THE ACTION OF THE ACTIO
iWave Systems	Qseven Module	Cyclone V SoC	512 MB DDR3 SDRAM with ECC	
NovTech	NOVSOM CV	Cyclone V SoC	Up to 2 GB DDR3 SDRAM with ECC	
Shiratech	Spark-100	Cyclone V SoC	1 GB to 4 GB with ECC	

\* Processor main memory only. Additional FPGA, flash memory, eMMC, microSD, SD/MMC, and EEPROM memory may be provided but is not shown on this table. Consult SOM vendor specifications for complete memory details.

For more information about Altera SoC system on modules, visit www.altera.com/soms.

#### Training Overview

ΤΓΑΙΝΙΝΟ

#### www.altera.com/training

We offer an extensive curriculum of classes to deepen your expertise. Our classes are beneficial whether you're new to FPGA and CPLD design, or are an advanced user wanting an update on the latest tools, tips, and tricks. Our training paths are delivered in three ways:

- Instructor-led training, typically lasting one to two days, involves in-person instruction with hands-on exercises from an Altera or Altera partner subject matter expert. Fees vary.
- Virtual classrooms, involving live instructor-taught training over the Web, allow you to benefit from the interactivity with an instructor from the comfort of your home or office. Classes are taught in 4.5-hour sessions across consecutive days.
- Online training, typically one to two hours long, features pre-recorded presentations and demonstrations. Online classes are free and can be taken at any time.

To help you decide which courses might be most useful to you, we've grouped classes into specific curricula. Curricula paths include Altera Fundamentals, I/O Interfaces, Software Developer, Embedded Hardware, DSP Designer, and more.

Learn more about our training program or sign up for classes at www.altera.com/training. Start sharpening your competitive edge today!

## Instructor-Led, Virtual, and Online Classes

www.altera.com/training

	Altera Instructor-Led and Virtual Classroom Courses Virtual Classroom Courses Denoted with a * (All Courses Are One Day in Length Unless Otherwise Noted)			
Course Category	General Description	Course Titles		
Design languages	Attain the skills needed to design with Verilog HDL and VHDL for programmable logic	<ul> <li>Introduction to VHDL*</li> <li>Advanced VHDL Design Techniques*</li> <li>Introduction to Verilog HDL*</li> <li>Advanced Verilog HDL Design Techniques*</li> </ul>		
Quartus II software	Acquire design entry, compilation, programming, verification, and optimization skills by learning how to use both basic and advanced features of Quartus II software	<ul> <li>The Quartus II Software Design Series: Foundation*</li> <li>The Quartus II Software Debug and Analysis Tools</li> <li>The Quartus II Software Design Series: Timing Analysis*</li> <li>Timing Closure with the Quartus II Software*</li> <li>Advanced Timing Analysis with TimeQuest*</li> <li>Design Optimization Using Quartus II Incremental Compilation*</li> <li>Partial Reconfiguration with Altera FPGAs</li> </ul>		
Software development	Accelerate algorithm performance with Open Computing Language (OpenCL) by offloading to an FPGA	<ul> <li>Parallel Computing with OpenCL Workshop*</li> <li>Optimizing OpenCL for Altera FPGAs*</li> </ul>		
System integration	Build hierarchical systems by integrating IP and custom logic	<ul> <li>Introduction to the Qsys System Integration Tool</li> <li>Advanced Qsys System Integration Tool Methodologies</li> </ul>		
Embedded system design	Learn to design an ARM-based or Nios II processor system in an Altera FPGA	<ul> <li>Designing with the Nios II Processor</li> <li>Developing Software for the Nios II Processor (2-day course)</li> <li>Designing with an ARM-based SoC</li> <li>Developing Software for an ARM-based SoC</li> </ul>		
Memory interfaces	Implement interfaces to external memory	<ul> <li>Implementing, Simulating, and Debugging External Memory Interfaces*</li> </ul>		
System design	Solve DSP and video system design challenges using Altera technology	<ul> <li>Designing with DSP Builder Advanced Blockset*</li> <li>Video Design Framework Workshop</li> </ul>		
Connectivity design	Build high-speed, gigabit interfaces using embedded transceivers found in leading-edge FPGA families	<ul> <li>Building Gigabit Interfaces in Generation 10 Devices</li> <li>Building Gigabit Interfaces in 28 nm Devices</li> <li>Creating PCI Express Links Using FPGAs</li> </ul>		

# Online Training

	Altera Free Online Training Courses (Courses Are Approximately One Hour in Le	ength)
Course Category	Course Titles	Languages
	Read Me First!	English, Chinese, and Japanese
Getting started	Basics of Programmable Logic	English, Chinese, and Japanese
	How to Begin a Simple FPGA Design	English, Chinese, and Japanese
	VHDL Basics	English, Chinese, and Japanese
Design languages	Verilog HDL Basics	English, Chinese, and Japanese
Design languages	SystemVerilog with the Quartus II Software	English, Chinese, and Japanese
	Best HDL Design Practices for Timing Closure	English, Chinese, and Japanese
	Using the Quartus II Software: An Introduction	English, Chinese, and Japanese
	The Quartus II Software Interactive Tutorial	English only
	The Quartus II Software Design Series: Foundation (note: this training is similar to the instructor-led course of the same name)	English, Chinese, and Japanese
	What's New in the Quartus II Software	English and Japanese
	Setting Up Floating Licenses	English only
	Synplify Pro Tips and Tricks	English only
Software overview	Synplify Synthesis Techniques with the Quartus II Software	English only
and design entry	Using Quartus II Software: Schematic Design	English and Chinese
	Introduction to Incremental Compilation	English, Chinese, and Japanese
	I/O System Design	English, Chinese, and Japanese
	Advanced I/O System Design	English and Chinese
	Managing Metastability with the Quartus II Software	English only
	Partial Reconfiguration	English only
	Overview of Mentor Graphics ModelSim Software	English and Japanese
	SignalTap II Embedded Logic Analyzer: Getting Started	English, Chinese, and Japanese
	Using Quartus II Software: Chip Planner	English only
Verification	Debugging and Communicating with an FPGA Using the Virtual JTAG Megafunction	English only
and debugging	System Console	English and Chinese
	Debugging JTAG Chain Integrity	English only
	Power Analysis and Optimization	English and Chinese
	Resource Optimization	English and Chinese

## Online Training

Altera Free Online Training Courses (Courses Are Approximately One Hour in Length)			
Course Category	Course Titles	Languages	
Timing analysis and closure	TimeQuest Timing Analyzer	English, Chinese, and Japanese	
	Timing Closure Using Quartus II Advisors and Design Space Explorer	English and Chinese	
	Timing Closure Using Quartus II Physical Synthesis Optimizations	English and Chinese	
	Timing Closure Using TimeQuest Custom Reporting	English only	
	Design Evaluation for Timing Closure	English and Chinese	
	Good High-Speed Design Practices	English only	
	Constraining Source Synchronous Interfaces	English and Chinese	
	Constraining Double Data Rate Source Synchronous Interfaces	English and Chinese	
	Using High-Performance Memory Interfaces in Altera FPGAs	English and Chinese	
	Integrating Memory Interfaces IP in Generation 10 Devices	English only	
Memory interfaces	Introduction to Memory Interfaces IP in Generation 10 Devices	English only	
	On-Chip Debugging of Memory Interfaces IP in Generation 10 Devices	English only	
	Verifying Memory Interfaces IP in Generation 10 Devices	English only	
	Transceiver Basics	English, Chinese, and Japanese	
	Transceiver Toolkit	English only	
	Transceiver Reconfiguration in Altera 28 nm Devices	English only	
	Decision Feedback Equalization and Adaptive Equalization in Stratix IV GX/GT Devices	English only	
	Advanced Signal Conditioning for Stratix IV and Stratix V Receivers	English only	
	Getting Started with Altera's 28 nm PCI Express Solutions	English only	
Connectivity design	Getting Started with Altera's 40 nm PCI Express Solutions	English and Japanese	
	Custom Protocol Design in Altera 28 nm Devices	English and Chinese	
	Introduction to Altera's 10/100/1000 Mb Ethernet Solutions	English and Chinese	
	Introduction to Altera's 10 Gb Ethernet Solutions	English only	
	High-Speed Serial Protocol Design with Altera Transceiver Devices	English and Chinese	
	Dynamic Reconfiguration in Altera Transceiver Devices	English and Chinese	
	Transceiver Toolkit	English and Chinese	
System design	Introduction to Qsys	English and Japanese	
	Advanced System Design Using Qsys	English only	
	Custom IP Development Using Avalon and AXI Interfaces	English, Chinese, and Japanese	
	Designing with DSP Builder Advanced Blockset: An Overview	English and Chinese	
	DSP Builder Standard Blockset: An Overview	English only	
	Variable-Precision DSP Blocks in Altera 28 nm FPGAs	English only	
	Viterbi Decoder	English only	
	High-Performance Floating-Point Processing with FPGAs	English only	
	Building Video Systems	English and Chinese	

# Online Training

Altera Free Online Training Courses (Courses Are Approximately One Hour in Length)			
Course Category	Course Titles	Languages	
System design (continued)	Implementing Video Systems	English only	
	Creating Reusable Design Blocks	English only	
	Using Cascaded-Integrator-Comb Filter in Multirate Digital Systems	English only	
	FIR Compiler II	English only	
	Avalon Verification Suite	English and Chinese	
OpenCL	Introduction to Parallel Computing with OpenCL	English, Japanese, and Chinese	
	Writing OpenCL Programs for Altera FPGAs	English, Japanese, and Chinese	
	Running OpenCL on Altera FPGAs	English, Japanese, and Chinese	
	OpenCL: Single-threaded vs. Multi-threaded Kernels	English only	
	Building Custom Platforms for Altera SDK for OpenCL	English only	
	Designing with the Nios II Processor and Qsys - Day 1	Japanese only	
	Developing Software for the Nios II Processor: Tools Overview	English and Chinese	
	Developing Software for the Nios II Processor: Design Flow	English and Chinese	
Embedded system design Device-specific training	SoC Hardware Overview - (Part 1)	English, Japanese, and Chinese	
	SoC Hardware Overview - (Part 2)	English, Japanese, and Chinese	
	Hardware Design Flow for an ARM-Based SoC	English, Chinese, and Japanese	
	Software Design Flow for an ARM-Based SoC	English, Chinese, and Japanese	
	Using the Nios II Processor	English, Chinese, and Japanese	
	Developing Software for the Nios II Processor: Nios II Software Build Tools for Eclipse	English and Japanese	
	Nios II Software Build Tools for Eclipse and BSP Editor (Quartus II Software 10.0 Update)	English only	
	Developing Software for the Nios II Processor: HAL Primer	English, Chinese, and Japanese	
	Nios II Floating-Point Custom Instructions	English and Chinese	
	Developing Software for the Nios II Processor: MMU and MPU	English and Chinese	
	Lauterbach Debug Tools	English only	
	Introduction to Graphics	English only	
	Power Distribution Network Design for Stratix III and Stratix IV FPGAs	English and Chinese	
	Power Distribution Network Design Using Altera PDN Design Tools	English only	
	Configuring Altera FPGAs	English and Chinese	
Scripting	Command-Line Scripting	English only	
	Introduction to Tcl	English and Chinese	
	Quartus II Software Tcl Scripting	English, Chinese, and Japanese	

#### Glossary

Below is a glossary of helpful terms to bring you up to speed on Altera devices.

Term	Definition
Adaptive logic module (ALM)	Logic building block, used by some Altera devices, which provides advanced features with efficient logic utilization. Each ALM contains a variety of look-up table (LUT)-based resources that can be divided between two combinational adaptive LUTs (ALUTs).
Configuration via Protocol (CvP)	CvP is a configuration method that enables you to configure the FPGA using industry-standard protocols. Currently CvP supports the PCIe protocol.
Embedded hard IP blocks	These metal-programmable hard IP blocks deliver up to 14M ASIC gates or up to 700K additional LEs to harden standard or logic-intensive applications.
Equivalent LE	Device density represented as a comparable amount of LEs, which uses the 4-input LUT as a basis.
Fractional phase-locked loops (Fractional PLLs)	A phase-locked loop (PLL) in the core fabric, fractional PLLs provide increased flexibility as an additional clocking source for the transceiver, replacing external VCXOs.
Global clock networks	Global clocks can drive throughout the entire device, serving as low-skew clock sources for functional blocks such as ALMs, DSP blocks, TriMatrix memory blocks, and PLLs. See regional clocks and periphery clocks for more clock network information.
Hard processor system (HPS)	This processor system is a hardened component within the SoC, that comprises a dual-core ARM Cortex-A9 MPCore processor, a rich set of peripherals, and multiport memory controllers.
Logic element (LE)	This logic building block, used by some Altera devices, includes a 4-input LUT, a programmable register, and a carry chain connection. See device handbooks for more information.
Macrocells	Similar to LEs, this is the measure of density in MAX-series CPLDs.
Memory logic array blocks (MLABs)	MLABs are dual-purpose blocks, configurable as regular logic array blocks or as memory blocks.
On-chip termination (OCT)	Support for driver impedance matching and series termination, which eliminates the need for external resistors, improves signal integrity, and simplifies board design. On-chip series, parallel, and differential termination resistors are configurable via Quartus II software.
Periphery clocks (PCLKs)	PCLKs are a collection of individual clock networks driven from the periphery of the device. PCLKs can be used instead of general-purpose routing to drive signals into and out of the device.
Plug & Play Signal Integrity	This capability, consisting of Altera's adaptive dispersion engine and hot socketing, lets you change the position of backplane cards on the fly, without having to manually configure your backplane equalization settings.
Programmable Power Technology	This feature automatically optimizes logic, DSP, and memory blocks for the lowest power at the required performance. Only the blocks with critical-path logic need to be in high-performance mode; all others are in low-power mode.
Real-time in-system programming (ISP)	This capability allows you to program a MAX II device while the device is still in operation. The new design only replaces the existing design when there is a power cycle to the device, so can perform in-field updates to the MAX II device at any time without affecting the operation of the whole system.
Regional clocks	Regional clocks are device quadrant-oriented and provide the lowest clock delay and skew for logic contained within a single device quadrant.
System on a chip (SoC)	An SoC is an embedded system that consists of a processor, peripherals, and custom hardware integrated on a single device.
Variable-precision blocks	These integrated blocks provide native support for signal processing of varying precisions—for example, 9x9, 27x27, and 18x36—in a sum or independent mode.

#### MAIN CORPORATE OFFICES

#### **Altera Corporation**

101 Innovation Drive San Jose, CA 95134 USA Telephone: (408) 544 7000 www.altera.com

#### Altera European Headquarters

Holmers Farm Way High Wycombe Buckinghamshire HP12 4XF United Kingdom Telephone: (44) 1 494 602 000

#### Altera European Trading Company Ltd. Building 2100

Cork Airport Business Park, Cork, Republic of Ireland Telephone: +353 21 454 7500

#### Altera Japan Ltd.

Shinjuku -Land Tower 32F 6-5-1, Nishi Shinjuku Shinjuku-ku, Tokyo 163-1332 Japan Telephone: (81) 3 3340 9480 www.altera.co.jp

#### Altera International Ltd.

Unit 11- 18, 9/F Millennium City 1, Tower 1 388 Kwun Tong Road Kwun Tong Kowloon, Hong Kong Telephone: (852) 2945 7000 www.altera.com.cn

#### **Altera Corporation Technology Center**

Plot 6, Bayan Lepas Technoplex Medan Bayan Lepas 11900 Bayan Lepas Penang, Malaysia Telephone: 604 636 6100



www.altera.com/twitter



www.altera.com/facebook



www.alteraforum.com



www.youtube.com/alteracorp www.linkedin.com/company/altera

plus.google.com/+altera



FSC logo

©2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/legal. January 2015 SG-PRDCT-14.1

# Providing what you need for successful designs.









