



Preliminary Product Specification

Module name: C0201QILK-C

Issue date: 2008/03/12

Version: 1.1

Customer		
Approved by Customer		
Approved by CMEL		
PD Division	ENG Division	QA Dept

Note:

1. The information contained herein may be change without prior notice. It is therefore advisable to contact Chi MEI ELCorp before designed your product based on this specification.



Reversion History

Version	Date	Page	Description
Ver.1.0	2008/03/11	All	Preliminary specification was first issued
Ver.1.1	2008/03/12	Page17	Modify the connector in the drawing



1. Purpose:

This documentation defines general product specification for OLED module supplied by CMEL. The information described in this technical specification is tentative. Please Contact CMEL's representative while your product is modified.

2. General Description:

- Driving Mode: Active Matrix.
- Color Mode: Full Color (262K color)
- Driver IC: S6E63D6, COG Assembly
- Interface:
 1. MPU i80-system 18-/16-/9-/8-bit bus interface
 2. MPU i68-system 18-/16-/9-/8-bit bus interface
 3. Serial data transfer interface
- Application: Cell phone etc..
- RoHS Compatible

3. Mechanical Data:

No.	Items	Specification	Unit
1	Diagonal Size	2.0"	Inch
2	Resolution	176 xRGBx220	
3	Pixel Pitch	0.060x0.18	mm
4	Active Area	31.68x39.6	mm
5	Outline Area(Glass)	37.3x50.25	mm
6	Thickness	1.60 (Typ)	mm
7	Weight	TBD	g



4. Absolute Maximum ratings:

(VSS=0V)

Item	Symbol	Unit	Value	Note
Power supply voltage 1	VDD3	V	-0.3 ~ + 5.0	
Power supply voltage 2	VCI	V	-0.3 ~ + 5.0	
Input Voltage range	Vin	V	-0.3 ~ VDD+0.5	
Operating temperature	Topr	C	-20 ~ + 60	
Storage temperature	Tstg	C	-40~ + 85	

Notes:

(1) Absolute maximum rating is the limit value. When the IC is exposed operation environment beyond this range, the IC do not assure operations and may be damaged permanently, not be able to be recovered.

(2) Absolute maximum rating is guaranteed only when our company's package used.

5. Electrical Characteristic:

5.1 DC Characteristic

(Ta = -40℃ ~ 85℃, VSS = 0V)

Characteristic	Symbol	CONDITION	MIN	TYP	MAX	Unit	Note
Driving voltage	VGH	-	3.0	-	8.0	V	
	VGL	-	-8.0	-	-3.0	V	
	VINT	-	-4.0	-	-1.0	V	
Logic Operating Voltage	RVDD	-	1.45	1.5	1.55	V	
Operating frequency	fosc	Frame frequency = 60Hz Display line = 320 line	1161.1	1290.2	1419.3	kHz	
1st booster input voltage	VCI1	-	2.1	-	2.75	V	
1st booster output voltage	VLOUT1	Without load	+4.6	-	+5.5	V	
1st booster output efficiency	VLOUT1	I _{VLOUT1_LOAD} = 2.3mA	90	95	-	%	
2nd booster output voltage	VLOUT2	Without load		7.8		V	
2nd booster output efficiency	VLOUT2	I _{VLOUT2_LOAD} = 0.1mA	90	93	-	%	
3rd booster output voltage	VLOUT3	Without load	-	-10.6	-	V	
3rd booster output efficiency	VLOUT3	I _{VLOUT3_LOAD} = 0.1mA	90	93	-	%	
Source Output voltage deviation (channel to channel)	-	-	-	±5	-	mV	
Source Output voltage difference (nearest channel)	-	20 Gray Pattern	-	5	-	mV	
Output voltage deviation (Chip to Chip)	-	-	-	±15	-	mV	
Output voltage deviation (Chip to Chip)	-	-	-	±15	-	mV	
Source driver output voltage range	Vso	-	0.3	-	4.2	V	
Driving voltage	dVGH	voltage deviation	-	-	300	mV	
	dVGL	voltage deviation	-	-	300	mV	
Current consumption during normal operation	IVDD3	No load, Ta = 25 °C	-	1.0	5.0	uA	*1
	IVCI		-	3.5	4.0	mA	
Stand by mode current	IVDD3	Ta = 25 °C	-	0.1	5.0	uA	
	IVCI		-	10	20	uA	

Note

1. VDD3=1.8V, VCI=2.8V, fosc=1290.2KHz (320 display line), NL[5:0]="10_1000", SAP[2:0]="101", DC22[2:0]="100", DC12[2:0]="010", BT[1:0]=10, VC[3:0]="1000", VGH[4:0]="10100", VGL[4:0]="10100", VINT[3:0]="0101"



Characteristic	Symbol	CONDITION	MIN	TYP	MAX	Unit	Note
Power Supply Voltage	VCI	Operating Voltage	2.5	2.8	3.3	V	
Power Supply Voltage	VDD3	I/O supply Voltage	1.65	1.8	3.3	V	
Logic High level input voltage	V _{IH}		0.7*VDD3		VDD3	V	
Logic Low level input voltage	V _{IL}		0.0		0.3*VDD3	V	
Logic High level output voltage	V _{OH}	IOUT = -1mA	0.8*VDD3		VDD3	V	
Logic Low level output voltage	V _{OL}	IOUT = +1mA	0.0		0.2*VDD3	V	
Analog High level output voltage	EL_ON _{OH}	8uA	1.8		VCI	V	
Analog Low level output voltage	EL_ON _{OL}	8uA	0		0.3	V	

Table 81. DC Characteristics 3

(VDD3 = 1.65~3.3V, VCI = 2.5~3.3V, Ta = 25℃)


Characteristic	Symbol	CONDITION	MIN	TYP	MAX	Unit	Note
VREG1OUT			4.185	4.2	4.215	V	

5.2 AC Characteristic

5.2.1 CPU interface M68

(VDD = 1.5V, VDD3 = 1.65 to 3.3V, TA = -40 to +85°C)

Characteristic	Symbol	Specification		Unit	
		Min.	Max.		
Cycle time	Write	tCYCW68	85	-	ns
	Read	tCYCR68	500	-	ns
Pulse rise / fall time	tR, tF	-	15	-	ns
Pulse width low	Write	tWLW68	27.5	-	ns
	Read	tWLR68	250	-	ns
Pulse width high	Write	tWHW68	27.5	-	ns
	Read	tWHR68	250	-	ns
RS,RW to CSB, E setup time	tAS68	10	-	ns	
RS,RW to CSB, E hold time	tAH68	2	-	ns	
CSB to E time	tCW68	15	-	ns	
Write data setup time	tWDS68	40	-	ns	
Write data hold time	tWDH68	15	-	ns	
Read data delay time	tRDD68	-	200	ns	
Read data hold time	tRDH68	5	-	ns	




Note : tWHW68 and tWHR68 are determined by the overlap period of low CSB and high E



5.2.2 CPU interface M80

(VDD = 1.5V, VDD3 = 1.65 to 3.3V, TA = -40 to +85°C)

Characteristic		Symbol	Specification		Unit
			Min.	Max.	
Cycle time	Write	tCYCW80	85	-	ns
	Read	tCYCR80	500	-	ns
Pulse rise / fall time		tR, tF	-	15	ns
Pulse width low	Write	tWLW80	27.5	-	ns
	Read	tWLR80	250	-	ns
Pulse width high	Write	tWHW80	27.5	-	ns
	Read	tWHR80	250	-	ns
RS to CSB, WRB(RDB) setup time		tAS80	10	-	ns
RS to CSB, WRB(RDB) hold time		tAH80	2	-	ns
CSB to WRB(RDB) time		tCW80	15	-	ns
Write data setup time		tWDS80	40	-	ns
Write data hold time		tWDH80	15	-	ns
Read data delay time		tRDD80	-	200	ns
Read data hold time		tRDH80	5	-	ns



Note : tWLW80 and tWLR80 are determined by the overlap period of low CSB and low WRB or low CSB and low RDB

Image Data format for 18bit CPU interface (262k color)




Image Data format for 16bit CPU interface (65k color)




Image Data format for 9bit CPU interface (262k color)





Image Data format for 8bit CPU interface (65K color)

Case 1:



Case 2:






Image Data format for 8bit CPU interface (262K color)




5.2.3 SPI

(VDD = 1.5V, VDD3 = 1.65 to 3.3V, TA = -40 to +85°C)

Characteristic	Symbol	Specification		Unit
		Min.	Max.	
Serial clock write cycle time	tSCYC	130	-	ns
Serial clock read cycle time	tSCYC	250	-	ns
Serial clock rise / fall time	tR, tF	-	15	ns
Pulse width high for write	tSCHW	50	-	ns
Pulse width high for read	tSCHR	110	-	ns
Pulse width low for write	tSCLW	50	-	ns
Pulse width low for read	tSCLR	110	-	ns
Chip select setup time	tCSS	20	-	ns
Chip select hold time	tCSH	60	-	ns
Serial input data setup time	tSIDS	30	-	ns
Serial input data hold time	tSIDH	30	-	ns
Serial output data delay time	tSODD	-	130	ns
Serial output data hold time	tSODH	5	-	ns





(Note) RS="0" : Index data

RS="1" : Instruction data




6. Electro-Optical Characteristic:

TBD



7. System Diagram:





8. Pin Assignment:


PIN	Symbol	I/O	Description	Remarks
1	AR_VDD	I	Positive voltage for OLED	
2	AR_VSS	I	Negative voltage for OLED	
3	VCI	I	Power supply for analog circuit(2.5v~3.3v)	
4	VCI1	O	A reference voltage for 1 st booster r(connect a 1u/10v capacitance to gnd)	
5	GND	I	Ground	
6	C12M	I	External capacitance connect pin between C12M and C12P (1u/10V)	
7	C12P	I		
8	C11M	I	External capacitance connect pin between C11M and C11P (1u/10V)	
9	C11P	I		
10	VLOUT1	O	1 st booster output pin. (1u/10V)	
11	C31P	I	External capacitance connect pin between C31M and C31P (1u/10V)	
12	C31M	I		
13	C32P	I	External capacitance connect pin between C32M and C32P (1u/10V)	
14	C32M	I		
15	VLOUT3	O	3 rd booster output pin. (1u/16V)	
16	VLOUT2	O	2 nd booster output pin. (1u/16V)	
17	C21P	I	External capacitance connect pin between C21M and C21P. (1u/10V)	
18	C21M	I		
19	FLM	O	Tearing effect output signal. In normal operation, leave this pad open.	
20	IOVCC	I	I/O power supply	
21	SPB	I	Select the CPU interface mode. (0=parallel interface 1=serial interface)	
22	ID_MIB	I	Select the CPU type (0=intel 80x-system 1=motorola 68x-system)	
23	DB17	I/O	BI-directional data bus. When CPU I/F, 18-bit interface : DB 17-0 16-bit interface : DB 17-10 , DB 8-1 9-bit interface : DB 8-0 8-bit interface : DB 8-1 When RGB I/F 18-bit interface : DB 17-0 16-bit interface : DB 17-10, DB 8-1 6-bit interface : DB 8-3 Fix unused pin to the VSS level	
24	DB16	I/O		
25	DB15	I/O		
26	DB14	I/O		
27	DB13	I/O		
28	DB12	I/O		
29	DB11	I/O		
30	DB10	I/O		
31	DB9	I/O		
32	DB8	I/O		
33	DB7	I/O		


34	DB6	I/O			
35	DB5	I/O			
36	DB4	I/O			
37	DB3	I/O			
38	DB2	I/O			
39	DB1	I/O			
40	DB0	I/O			
41	NC				
42	NC				
43	NC				
44	NC				
45	SDI	I	For a serial peripheral interface(SPI), input data is fetched at the rising edge of the SCL signal, Fix SDI pin at VSS level if the pin is not used.		
46	SDO	I	For a serial peripheral interface (SPI), serves as the serial data output pin(SDO), Successive bits are output at the falling edge of the SCL signal.		
47	CSB	I	Chip select signal input pin. 0= driver IC is selected and can be accessed. 1= driver IC is not selected and cannot be accessed.		
48	RW_WRB	I	Pin function	CPU type	Pin description
			RW	68-system	Read/Write operation selection pin 0=write 1=read
			WRB	80_system	Write strobe signal.(Input pin) Data is fetched at the rising edge.
			SCL	SPI	The synchronous clock signal
49	RS	I	Register select pin. 0=Index/status, 1=instruction parameter, GRAM data Must be fixed at VDD3 level when not used.		
50	E_RDB	I	Pin Function	CPU type	Pin description
			E	68-system	Read/Writeoperation enable pin
			RDB	80_system	Read strobe signal. Read out data at the low level
			When SPI mode is selected , fix this pin at VDD3 levle		
51	RESETB	I	Reset pin initializes the IC when low. Should be reset after power-on.		
52	MVDD	O	Internal power for RAM. Connect a capacitance to gnd. Connect a capacitance(1u/10v) to gnd.		
53	VREG1OUT	O	A reference level for the grayscale voltage. Connect a capacitance(1u/10v) to gnd.		
54	VCI	I	Power supply for analog circuit(2.5v~3.3v)		
55	VGH	O	The positive voltage used in the gate driver. Connect a capacitance(1u/10v) to gnd.		
56	VGL	O	The negative voltage used in the gate driver. Connect a capacitance(1u/10v) to gnd.		
57	GND		Ground		
58	X-		For touch screen		



59	Y-		For touch screen	
60	X+		For touch screen	
61	Y+		For touch screen	

9. External Dimension:






- NOTES:
1. DDT MATRIX : 176x220
 2. DDT PITCH : 0.180x0.180
 3. Connector : HIRDOSE FH23-61S-0.3SHW(05)

Mark					
Description		Date	Changed_By	Approved_By	ECN No.
					Remark




TITLE		MODULE 2.61P/N (AND M/F)	
Approved	JC KAO	Drawing No.	
Checked	PLANCK	Part No.	
Drawer	EDMUND HUANG	Material	
Designer	EDMUND HUANG	Date	13-Mar-08
		Scale	1:1
		Sheet	1 / 1
		Unit/mm	A4
		2D REV.	
		3D REV.	

1	AR_VDD	22	ID_MIB	42	NC
2	AR_VSS	23	DB17	43	NC
3	VCI	24	DB16	44	NC
4	VCI1	25	DB15	45	SDI
5	GND	26	DB14	46	SDD
6	C12M	27	DB13	47	CSB
7	C12P	28	DB12	48	RW_WRB
8	C11M	29	DB11	49	RS
9	C11P	30	DB10	50	E_RDB
10	VLDUT1	31	DB9	51	RESETB
11	C31P	32	DB8	52	MVDD
12	C31M	33	DB7	53	VREGIOUT
13	C32P	34	DB6	54	VCI
14	C32M	35	DB5	55	VGH
15	VLDUT3	36	DB4	56	VGL
16	VLDUT2	37	DB3	57	GND
17	C21P	38	DB2	58	X-
18	C21M	39	DB1	59	Y-
19	FLM	40	DB0	60	X+
20	IDVCC	41	NC	61	Y+
21	SPB				



CHI MEI EL CORPORATION

ALL RIGHTS RESERVED, COPYING FORBIDDEN.




Detail A

- NOTES:
1. DDT MATRIX : 176x220
 2. DDT PITCH : 0.180x0.180
 3. Connector : HIRDSE FH23-61S-0.3SHW(05)

1	AR_VDD	22	ID_MIB	42	NC
2	AR_VSS	23	DB17	43	NC
3	VCI	24	DB16	44	NC
4	VC11	25	DB15	45	SDD
5	GND	26	DB14	46	SDD
6	CI2M	27	DB13	47	CSB
7	CI2P	28	DB12	48	RW_WRB
8	CI1M	29	DB11	49	RS
9	CI1P	30	DB10	50	E_RDB
10	VLDUT1	31	DB9	51	RESETB
11	C3IP	32	DB8	52	MVDD
12	C3IM	33	DB7	53	VREGOUT
13	C32P	34	DB6	54	VCI
14	C32M	35	DB5	55	VGH
15	VLDUT3	36	DB4	56	VGL
16	VLDUT2	37	DB3	57	GND
17	C2IP	38	DB2	58	X-
18	C2IM	39	DB1	59	Y-
19	FLM	40	DB0	60	X+
20	IDVCC	41	NC	61	Y+
21	SPB				

TITLE	Module-2-6pin	2D REV: 00
Approved	JC Kao	3D REV:
Checked	JC Kao	
Drawer	Edmund Huang	
Designer	Edmund Huang	

Drawing No.	Part No.	Sheet	1 / 1	A4
Date	13-Mar-08	Scale	1:1	Unit:mm


CMEL
 CHI MEI EL CORPORATION
 ALL RIGHTS RESERVED, COPYING FORBIDDEN.

Mark	Description	Date	Changed_By	Approved_By	ECN No.	Remark



10. Reliability Test:

TBD



11. Package:

TBD