SLRS023D - DECEMBER 1976 - REVISED NOVEMBER 2004

#### HIGH-VOLTAGE HIGH-CURRENT DARLINGTON TRANSISTOR ARRAYS

• 500-mA Rated Collector Current (Single SN75468 . . . D, N, OR NS PACKAGE **Output)** SN75469 . . . D OR N PACKAGE (TOP VIEW) High-Voltage Outputs ... 100 V Output Clamp Diodes 1B 16 1 1C 2B 🛛 15 🛛 2C Inputs Compatible With Various Types of 2 14 3C 3B 🛛 Logic 3 4B 🛛 4 13 1 4C Relay Driver Applications 5B 🛙 5 12 5C • Higher-Voltage Versions of ULN2003A and 6B 🛛 6 11 6C ULN2004A, for Commercial Temperature 7B 🛛 10 7C 7 Range 9 COM Е 8

#### description/ordering information

The SN75468 and SN75469 are high-voltage, high-current Darlington transistor arrays. Each consists of seven npn Darlington pairs that feature high-voltage outputs with common-cathode clamp diodes for switching inductive loads. The collector-current rating of each Darlington pair is 500 mA. The Darlington pairs may be paralleled for higher current capability. Applications include relay drivers, hammer drivers, lamp drivers, display drivers (LED and gas discharge), line drivers, and logic buffers.

The SN75468 has a 2700- $\Omega$  series base resistor for each Darlington pair for operation directly with TTL or 5-V CMOS. The SN75469 has a 10.5-k $\Omega$  series base resistor to allow its operation directly with CMOS or PMOS that use supply voltages of 6 to 15 V. The required input current is below that of the SN75468.

T <sub>A</sub>	PACKAGE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING			
	PDIP (N)	Tube of 25	SN75468N	SN75468N		
		Tube of 40	SN75468D	SN75468		
	SOIC (D)	Reel of 2500	SN75468DR			
0°C to 70°C	SOP (NS)	Reel of 2000	SN75468NSR	SN75468		
	PDIP (N)	Tube of 25	SN75469N	SN75469N		
	SOIC (D)	Tube of 40	SN75469D	SN75469		
		Reel of 2500	SN75469DR	311/3409		

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2004, Texas Instruments Incorporated

SLRS023D - DECEMBER 1976 - REVISED NOVEMBER 2004

#### logic diagram



#### schematic (each Darlington pair)



All resistor values shown are nominal.



SLRS023D – DECEMBER 1976 – REVISED NOVEMBER 2004

#### absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)<sup>†</sup>

Collector-emitter voltage, V <sub>CE</sub>	
Input voltage, V <sub>I</sub> (see Note 1)	
Peak collector current (see Figures 14 and 15)	
Output clamp current, I <sub>OK</sub>	500 mA
Total emitter-terminal current	–2.5 A
Package thermal impedance, $\theta_{JA}$ (see Notes 2 and 3): D	package
Ν	l package 67°C/W
Ν	IS package 64°C/W
Operating virtual junction temperature, T <sub>J</sub>	
Storage temperature range, T <sub>stg</sub>	−65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to the emitter/substrate terminal E, unless otherwise noted.

- 2. Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SLRS023D - DECEMBER 1976 - REVISED NOVEMBER 2004

# electrical characteristics, $T_A = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST		S	N75468		SN75469				
		FIGURE	TEST CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNIT
			I <sub>C</sub> = 125 mA						5		
				I <sub>C</sub> = 200 mA			2.4			6	
M	On state innut valte as	5		I <sub>C</sub> = 250 mA			2.7				V
V <sub>I(on)</sub>	On-state input voltage	Э	V <sub>CE</sub> = 2 V	I <sub>C</sub> = 275 mA						7	V
				I <sub>C</sub> = 300 mA			3				
				I <sub>C</sub> = 350 mA						8	
	0 "		I <sub>I</sub> = 250 μA,	I <sub>C</sub> = 100 mA		0.9	1.1		0.9	1.1	
VCE(sat) Collector-emitter vCE(sat) saturation voltage	6	I <sub>I</sub> = 350 μA,	I <sub>C</sub> = 200 mA		1	1.3		1	1.3	V	
		I <sub>I</sub> = 500 μA,	I <sub>C</sub> = 350 mA		1.2	1.6		1.2	1.6		
VF	Clamp-diode forward voltage	8	IF = 350 mA			1.7	2		1.7	2	V
		V <sub>CE</sub> = 100 V,	$I_{I} = 0$			50			50		
ICEX	Collector cutoff current	1	V <sub>CE</sub> = 100 V,	$I_{I} = 0$			100			100	μA
		2	$T_A = 70^{\circ}C$	V <sub>I</sub> = 1 V						500	
I <sub>I(off)</sub>	Off-state input current	3	$V_{CE} = 50 \text{ V},$ $T_{A} = 70^{\circ}\text{C}$	l <sub>C</sub> = 500 μA,	50	65		50	65		μA
			VI = 3.85 V			0.93	1.35				
lj –	Input current	4	V <sub>I</sub> = 5 V						0.35	0.5	mA
			V <sub>I</sub> = 12 V						1	1.45	
	Clamp-diode reverse	-	V <sub>R</sub> = 100 V				50			50	•
I <sub>R</sub>	current	7	V <sub>R</sub> = 100 V,	$T_A = 70^{\circ}C$			100			100	μA
Ci	Input capacitance		$V_{I} = 0,$	f = 1 MHz		15	25		15	25	pF


# switching characteristics, $T_{\mbox{\scriptsize A}}$ = 25°C free-air temperature


	PARAMETER	Т	EST CONDITIO	NS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	V <sub>S</sub> = 50 V,	RL = 163 Ω,	C <sub>L</sub> = 15 pF,		0.25	1	μs
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	See Figure 9				0.25	1	μs
VOH	High-level output voltage after switching	V <sub>S</sub> = 50 V,	$I_{O} \approx 300 \text{ mA},$	See Figure 10	V <sub>S</sub> – 20			mV



SLRS023D - DECEMBER 1976 - REVISED NOVEMBER 2004

#### Open VCE $figure 1. I_{CEX}$ $V_{CE}$ $V_{$









Figure 7. I<sub>R</sub>



PARAMETER MEASUREMENT INFORMATION

Figure 2. I<sub>CEX</sub>





Figure 4. I<sub>I</sub>



NOTE: II is fixed for measuring VCE(sat), variable for measuring hFE.

# Figure 6. h<sub>FE</sub>, V<sub>CE(sat)</sub>





Figure 8. V<sub>F</sub>



SLRS023D - DECEMBER 1976 - REVISED NOVEMBER 2004



#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. The pulse generator has the following characteristics: PRR = 12.5 kHz,  $Z_0$  = 50  $\Omega$ .

- B. Cl includes probe and jig capacitance.
- C. For testing the '468,  $V_{IH} = 3$  V; for the '469,  $V_{IH} = 8$  V.




SLRS023D - DECEMBER 1976 - REVISED NOVEMBER 2004

#### **TYPICAL CHARACTERISTICS**






SLRS023D - DECEMBER 1976 - REVISED NOVEMBER 2004



# POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SLRS023D - DECEMBER 1976 - REVISED NOVEMBER 2004




#### **APPLICATION INFORMATION**

Figure 16. TTL to Load

Figure 17. Buffer for Higher Current Loads









10-Jun-2014

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN75468D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75468	Samples
SN75468DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75468	Samples
SN75468DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75468	Samples
SN75468DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75468	Samples
SN75468N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75468N	Samples
SN75468NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75468N	Samples
SN75468NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75468	Samples
SN75468NSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75468	Samples
SN75469D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75469	Samples
SN75469DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75469	Samples
SN75469DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75469	Samples
SN75469DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75469	Samples
SN75469N	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75469N	Samples
SN75469NE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75469N	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.



www.ti.com

10-Jun-2014

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(<sup>5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75469DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

8-Apr-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75469DR	SOIC	D	16	2500	333.2	345.9	28.6

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated