

SN651 VDS179

SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007

5

6

7 [∩] B

9

10

12

11

14 1 Y

13 ... — 1Z

10

<u>2</u> 1 4

6

<u>–</u> 2A 7

2B

 $\frac{14}{13}$ 1Y $\frac{13}{12}$ 1Z $\frac{2}{1}$ 1A $\frac{1}{1}$ 1B

<u>10</u> 2Y

11 -2Z

6

<u>~</u> 2A 7

2B

10 2Y

7

° Z

Α

FEATURES

- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- Meet or Exceed the Requirements of ANSI TIA/EIA-644-1995 Standard
- Signaling Rates up to 400 Mbps
- Bus-Terminal ESD Exceeds 12 kV
- Operates From a Single 3.3-V Supply
- Low-Voltage Differential Signaling With Typical Output Voltages of 350 mV and a 100- Ω Load
- Propagation Delay Times
 - Driver: 1.7 ns Typ
 - Receiver: 3.7 ns Typ
- Power Dissipation at 200 MHz
 - Driver: 25 mW Typical
 - Receiver: 60 mW Typical
- LVTTL Input Levels Are 5-V Tolerant
- Receiver Maintains High Input Impedance With V_{cc} < 1.5 V
- Receiver Has Open-Circuit Fail Safe

(1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	D OR	N65LVDS1 DGK PAC (TOP VIEW	KAGE	
D OR PW PACKAGE (TOP VIEW) NC $\begin{bmatrix} 1 & 14 \\ 2 & 13 \\ 2 & 13 \end{bmatrix}$ V _{CC} RE $\begin{bmatrix} 3 & 12 \\ 4 & 11 \\ 5 & 10 \end{bmatrix}$ Z GND $\begin{bmatrix} 6 & 9 \\ 7 & 8 \end{bmatrix}$ NC SN65LVDS050 D OR PW PACKAGE (TOP VIEW) 1B $\begin{bmatrix} 1 & 16 \\ 2 & 15 \\ 1A \end{bmatrix}$ V _{CC} B $\begin{bmatrix} 1 & 16 \\ 2 & 15 \\ 1B \end{bmatrix}$ V _{CC} COP VIEW) 1B $\begin{bmatrix} 1 & 16 \\ 2 & 15 \\ 1B \end{bmatrix}$ V _{CC} COP VIEW) 1B $\begin{bmatrix} 1 & 16 \\ 2 & 15 \\ 1D \end{bmatrix}$ V _{CC} COP VIEW) 1B $\begin{bmatrix} 1 & 16 \\ 2 & 15 \\ 1D \end{bmatrix}$ V _{CC} COP VIEW) 1B $\begin{bmatrix} 1 & 16 \\ 2 & 15 \\ 1D \end{bmatrix}$ V _{CC} COP VIEW) 1B $\begin{bmatrix} 1 & 16 \\ 2 & 15 \\ 1D \end{bmatrix}$ V _{CC} COP VIEW) 1B $\begin{bmatrix} 1 & 16 \\ 2 & 15 \\ 1D \end{bmatrix}$ V _{CC} COP VIEW) 1B $\begin{bmatrix} 1 & 16 \\ 2 & 15 \\ 1D \end{bmatrix}$ V _{CC} COP VIEW) 1B $\begin{bmatrix} 1 & 16 \\ 2 & 15 \\ 1D \end{bmatrix}$ V _{CC} COP VIEW) 1B $\begin{bmatrix} 1 & 16 \\ 2 & 15 \\ 1D \end{bmatrix}$ V _{CC} COP VIEW) 1B $\begin{bmatrix} 1 & 16 \\ 2 & 15 \\ 1D \end{bmatrix}$ V _{CC} COP VIEW) 1B $\begin{bmatrix} 1 & 16 \\ 2 & 15 \\ 1D \end{bmatrix}$ V _{CC} COP VIEW) 1B $\begin{bmatrix} 1 & 16 \\ 1 & 16 \\ 2 & 15 \\ 1D \end{bmatrix}$ V _{CC} COP VIEW) 1B $\begin{bmatrix} 1 & 16 \\ 1 & 16 \\ 2 & 15 \\ 1D \end{bmatrix}$ V _{CC} COP VIEW) 1B $\begin{bmatrix} 1 & 16 \\ 1 & 16 \\ 2 & 15 \\ 1D \end{bmatrix}$ V _{CC} COP VIEW) 1B $\begin{bmatrix} 1 & 16 \\ 1 & 16 \\ 2 & 15 \\ 1D \end{bmatrix}$ V _{CC} COP VIEW) 1B $\begin{bmatrix} 1 & 16 \\ 1 & 16 \\ 2 & 15 \\ 1D \end{bmatrix}$ V _{CC} COP VIEW) 1B $\begin{bmatrix} 1 & 16 \\ 1 & 16 \\ 2 & 15 \\ 1D \end{bmatrix}$ V _{CC} COP VIEW) 1B $\begin{bmatrix} 1 & 16 \\ 1 & 16 \\ 2 & 15 \\ 1D \end{bmatrix}$ V _{CC} COP VIEW) 1B $\begin{bmatrix} 1 & 16 \\ 1 & 16 \\ 2 & 15 \\ 1D \end{bmatrix}$ V _{CC} COP VIEW) COP VIEW COP VIEW COP VIEW COP VIEW COP VIEW COP VIEW COP VIEW COP VIEW COP VIEW	R [D [2 7 3 6	В Z	$D \xrightarrow{3}$ $R \xrightarrow{2}$ $R \xrightarrow{2}$
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	DOF	R PW PAC	KAGE	
D OR PW PACKAGE (TOP VIEW) 1B $\begin{bmatrix} 1 & 16 \\ 1 & 16 \end{bmatrix}$ V _{CC} 1A $\begin{bmatrix} 2 & 15 \\ 15 \end{bmatrix}$ 1D 1R $\begin{bmatrix} 3 & 14 \\ 17 \end{bmatrix}$ RE $\begin{bmatrix} 4 & 13 \\ 12 \end{bmatrix}$ DE 2A $\begin{bmatrix} 6 & 11 \\ 2Z \\ 2A \\ 6 & 11 \\ 2Z \end{bmatrix}$ DE 2A $\begin{bmatrix} 6 & 11 \\ 2Z \\ 7 & 10 \\ 2Y \end{bmatrix}$ RE GND $\begin{bmatrix} 8 & 9 \\ 2D \end{bmatrix}$ 2C SN65LVDS051 D OR PW PACKAGE (TOP VIEW) 1B $\begin{bmatrix} 1 & 16 \\ 2 & 15 \\ 1D \end{bmatrix}$ V _{CC} 1D $\frac{4}{5}$ 1D $\frac{15}{4}$ 1D $\frac{4}{3}$ 1D $\frac{15}{4}$ 1D $\frac{4}{3}$ 1D $\frac{15}{4}$ 1D $\frac{15}{4}$ 1D $\frac{4}{3}$ 1D $\frac{15}{4}$ 1D $\frac{4}{3}$ 1D $\frac{15}{4}$ 1D $\frac{15}{4}$ 1D $\frac{15}{4}$ 1D $\frac{15}{4}$ 1D $\frac{15}{4}$ 1D $\frac{15}{3}$ 1D $\frac{15}{4}$ 1D $\frac{15}{3}$ 1D \frac	R [RE [DE [GND [2 13 3 12 4 11 5 10 6 9	3 V _{CC} 2 A 1 B 2 Z 2 Y	$ \begin{array}{c} D \\ 4 \\ DE \\ 3 \\ RE \\ 2 \end{array} $
D OR PW PACKAGE (TOP VIEW) 1B 1 16 V _{CC} 1A 2 15 1D 1DE 1R 3 14 1Y 1R 2R 5 12 2DE 9	1B [1A [1R [2R [2A [2B [PW PACK 1 16 2 15 3 14 4 13 5 12 6 11 7 10	AGE V _{CC} 1D 1Y 1Z DE 2Z 2Y	1D - 12 - 12 - 12 - 12 - 12 - 12 - 12 -
	D OR (18 [1A [1R [1DE [2R [PW PACK TOP VIEW) 1 16 2 15 3 14 4 13 5 12	AGE V _{CC} 1D 1Y 1Z 2DE	$\frac{10}{10E} \xrightarrow{4}{3}$ $1R \xrightarrow{3}{4}$ $9 \xrightarrow{1}{5}$

DESCRIPTION/ORDERING INFORMATION

The SN65LVDS179, SN65LVDS180, SN65LVDS050, and SN65LVDS051 are differential line drivers and receivers that use low-voltage differential signaling (LVDS) to achieve signaling rates as high as 400 Mbps. The TIA/EIA-644 standard compliant electrical interface provides a minimum differential output voltage magnitude of 247 mV into a 100- Ω load, and receipt of 100-mV signals with up to 1 V of ground potential difference between a transmitter and receiver.

2B 🛛 7

GND 8

10 2Y

9 2D



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

12

2DE

2R



SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately $100-\Omega$ characteristic impedance. The transmission media may be printed circuit board traces, backplanes, or cables. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application specific characteristics.)

The devices offer various driver, receiver, and enabling combinations in industry standard footprints. Since these devices are intended for use in simplex or distributed simplex bus structures, the driver enable function does not put the differential outputs into a high-impedance state, but rather disconnects the input and reduces the quiescent power used by the device. (For these functions with a high-impedance driver output, see the SN65LVDM series of devices.) All devices are characterized for operation from -55° C to 125° C.

AVAILABLE OPTIONS⁽¹⁾

T _A		PACKAGE						
	SMALL OUTLINE (D)	SMALL OUTLINE (DGK)	SMALL OUTLINE (PW)					
	SN65LVDS050MDREP ⁽²⁾		SN65LVDS050MPWREP ⁽²⁾					
-55°C TO 125°C	SN65LVDS051MDREP ⁽²⁾		SN65LVDS051MPWREP ⁽²⁾					
-55°C 10 125°C	SN65LVDS179MDREP ⁽²⁾	SN65LVDS179MDGKREP						
	SN65LVDS180MDREP ⁽²⁾		SN65LVDS180MPWREP ⁽²⁾					

(1) For the most current packaging and odering infomation, see the Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

(2) Product Preview

SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007

FUNCTION TABLES

SN65LVDS179 Receiver⁽¹⁾

INPUTS	OUTPUT
$V_{ID} = V_A - V_B$	R
$V_{ID} \ge 100 \text{ mV}$	Н
– 100 mV < V _{ID} < 100 mV	?
$V_{ID} \ge 100 \text{ mV}$	L
Open	Н

(1) H = high level, L = low level, ? = indeterminate

SN65LVDS179 Driver⁽¹⁾

INPUT	OUTPUTS		
D	Y	Z	
L	L	Н	
Н	Н	L	
Open	L	Н	

(1) H = high level, L = low level

SN65LVDS180, SN65LVDS050, and SN65LVDS051 Receiver⁽¹⁾

INPUTS		OUTPUT
$V_{ID} = V_A - V_B$	RE	R
$V_{ID} \ge 100 \text{ mV}$	L	Н
– 100 mV < V _{ID} < 100 mV	L	?
V _{ID} ≤– 100 mV	L	L
Open	L	Н
Х	Н	Z

(1) H = high level, L = low level, Z = high impedance, X = don't care

SN65LVDS180, SN65LVDS050, and SN65LVDS051 Driver⁽¹⁾


INP	JTS	OUT	PUTS
D	D DE		Z
L	Н	L	Н
Н	Н	Н	L
Open	Н	L	Н
х	L	OFF	OFF

(1) H = high level, L = low level, OFF = No Output, X = don't care



SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V _{CC}	Supply voltage range ⁽²⁾		-0.5	4	V	
	Voltage range	D, R, DE, and RE	-0.5	6	V	
	voltage range	Y, Z, A, and B	-0.5	4	v	
	Electrostatio discharge	Y, Z, A, B, and GND ⁽³⁾	Class 3,	A: 12 k∖	′, B: 600 V	
	Electrostatic discharge	All	Class 3	Class 3, A: 7 kV, B: 5		
	Continuous power dissipation		See	Dissipat	ion Rating Table	
	Storage temperature range		- 65	150	°C	
	Lead temperature 1,6 mm (1/16 in) from	m case for 10 s		250	°C	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages are with respect to network ground terminal.

(3) Tested in accordance with MIL-STD-883C Method 3015.7

PACKAGE	PACKAGE $T_A \le 25^{\circ}C$ POWER RATING				T _A = 85°C POWER RATING	T _A = 125°C POWER RATING	
DGK	424 mW	3.4 mW/°C	220 mW	84mW			
PW(14)	736mw	5.9 mW/°C	383 mW	146mW			
PW(16)	839mw	6.7 mW/°C	437 mW	169mW			
D(8)	635mw	5.1 mW/°C	330 mW	125mW			
D(14)	987mw	7.9 mW/°C	513 mW	197mW			
D(16)	1110mw	8.9 mW/°C	577 mW	220mW			

Dissipation Ratings Table

(1) This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.

Recommended Operating Conditions

		MIN	NOM MAX	UNIT
V _{CC}	Supply voltage	3	3.3 3.6	V
V _{IH}	High-level input voltage	2		V
V _{IL}	Low-level input voltage		0.8	V
V _{ID}	Magnitude of differential input voltage	0.1	0.6	V
V _{OD(dis)}	Magnitude of differential output voltage with disabled driver		520	mV
$V_{\text{OY}} \text{ or } V_{\text{OZ}}$	Driver output voltage	0	2.4	V
V _{IC}	Common-mode input voltage (see Figure 5)	$\frac{ V_{ID} }{2}$	$2.4 - \frac{\left V_{ID}\right }{2}$	V
			$V_{CC} - 0.8$	
T _A	Operating free-air temperature ⁽¹⁾	-55	125	°C

(1) Long term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See http://www.ti.com/ep_quality for additional information on enhanced plastic packaging



SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007

Device Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN TYP ⁽¹⁾	MAX	UNIT
	SN65LVDS179	No receiver load, Driver $R_L = 100 \Omega$	9	12	mA
		Driver and receiver enabled, No receiver load, Driver RL = 100 Ω	9	12	
	SN65LVDS180	Driver enabled, Receiver disabled, $R_L = 100 \ \Omega$	5	7	mA
		Driver disabled, Receiver enabled, No load	1.5	2	
		Disabled	0.5	1	
I _{CC} Supp curre		Drivers and receivers enabled, No receiver loads, Driver R_L = 100 Ω	12	20	
SN6	SN65LVDS050	Drivers enabled, Receivers disabled, R_L = 100 Ω	10	16	mA
		Drivers disabled, Receivers enabled, No loads	3	6	
		Disabled	0.5	1	
		Drivers enabled, No receiver loads, Driver R _L = 100 Ω	12	20	m 1
	SN65LVDS051	Drivers disabled, No loads	3	6	mA

(1) All typical values are at 25°C and with a 3.3-V supply.

Driver Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OD}	Differential output voltage magnitude		$R_1 = 100 \Omega$,	247	340	454	
$\Delta V_{OD} $	Change in differential output voltage between logic states	magnitude	See Figure 1 and Figure 2	-50		50	mV
V _{OC(SS)}	Steady-state common-mode output v	oltage		1.125	1.2	1.375	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mod between logic states	de output voltage	See Figure 3	-50		50	mV
V _{OC(PP)}	Peak-to-peak common-mode output	voltage			50	150	mV
	Lligh lovel input ourrent	DE			-0.5	-20	۸
IIH	High-level input current	D	V _{IH} = 5 V		2	20	μA
		DE	V 0.9.V		-0.5	-10	۸
IL	Low-level input current	D	V _{IL} = 0.8 V		2	10	μA
	Chart size it autout aurorat		V_{OY} or $V_{OZ} = 0 V$		3	10	
I _{OS}	Short-circuit output current		$V_{OD} = 0 V$		3	10	mA
			$\begin{array}{l} DE = 0 \ V, \\ V_{OY} = V_{OZ} = 0 \ V \end{array}$				
I _{O(OFF)}	Off-state output current		$\begin{array}{l} DE = V_{CC}, \\ V_{OY} = V_{OZ} = 0 \ V, \\ V_{CC} < 1.5 \ V \end{array}$	-1		1	μΑ
CIN	Input capacitance				3		pF

SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007

Receiver Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IT+}	Positive-going differential input voltage threshold	Cap Figure 5 and Table 4			100	
V _{IT-}	Negative-going differential input voltage threshold	See Figure 5 and Table 1	-100			mV
V		I _{OH} = -8 mA	2.4			V
V _{OH}	High-level output voltage	$I_{OH} = -4 \text{ mA}$	2.8			V
V _{OL}	Low-level output voltage	I _{OL} = 8 mA			0.4	V
		V ₁ = 0	-2	-11	-20	
I	Input current (A or B inputs)	V _I = 2.4 V	-1.2	-3		μA
I _{I(OFF)}	Power-off input current (A or B inputs)	$V_{CC} = 0 V$			±20	μΑ
I _{IH}	High-level input current (enables)	V _{IH} = 5 V			±10	μΑ
IIL	Low-level input current (enables)	V _{IL} = 0.8 V			±10	μΑ
I _{OZ}	High-impedance output current	V _O = 0 or 5 V			±10	μA
CI	Input capacitance			5		pF

Driver Switching Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP ⁽¹⁾	MAX	UNIT
t _{PLH}	Propagation delay time, low- to high-level output		1.7	4.5	ns
t _{PHL}	Propagation delay time, high- to low-level output		1.7	4.5	ns
t _r	Differential output signal rise time	$R_1 = 100 \Omega, C_1 = 10 pF,$	0.8	1.2	ns
t _f	Differential output signal fall time	See Figure 2	0.8	1.2	ns
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH}) ⁽²⁾		300		ps
t _{sk(o)}	Channel-to-channel output skew ⁽³⁾		150		ps
t _{en}	Enable time	See Figure 4	4.3	10	ns
t _{dis}	Disable time	See Figure 4	3.1	10	ns

All typical values are at 25°C and with a 3.3-V supply.
 t_{sk(p)} is the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output.
 t_{sk(0)} is the magnitude of the time difference between the outputs of a single device with all of their inputs connected together.

Receiver Switching Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{PLH}	Propagation delay time, low- to high-level output			3.7	4.5	ns
t _{PHL}	Propagation delay time, high- to low-level output			3.7	4.5	ns
t _{sk(p)}	Pulse skew (t _{PHL} – t _{PLH}) ⁽²⁾	C _L = 10 pF, See Figure 6		0.3		ns
t _r	Output signal rise time			0.7	1.5	ns
t _f	Output signal fall time			0.9	1.5	ns
t _{PZH}	Propagation delay time, high-impedance to high-level output			2.5		ns
t _{PZL}	Propagation delay time, high-impedance to low-level output	See Figure 7		2.5		ns
t _{PHZ}	Propagation delay time, high-level to high-impedance output	— See Figure 7		7		ns
t _{PLZ}	Propagation delay time, low-level to high-impedance output			4		ns

(1) All typical values are at 25°C and with a 3.3-V supply.


(2) $t_{sk(p)}$ is the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output.


SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007




PARAMETER MEASUREMENT INFORMATION

Driver








A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns. C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 2. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal




SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007

PARAMETER MEASUREMENT INFORMATION (continued)



A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns. C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T. The measurement of V_{OC(PP)} is made on test equipment with a –3-dB bandwidth of at least 300 MHz.

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns. C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 4. Enable and Disable Time Circuit and Definitions

SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007



PARAMETER MEASUREMENT INFORMATION (continued)

Receiver





Figure 5. Receiver Voltage Definitions

APPLIEI	D VOLTAGES (V)	RESULTING DIFFERENTIAL INPUT VOLTAGE (mV)	RESULTING COMMON-MODE INPUT VOLTAGE (V)		
VIA	V _{IB}	V _{ID}	V _{IC}		
1.25	1.15	100	1.2		
1.15	1.25	-100	1.2		
2.4	2.3	100	2.35		
2.3	2.4	-100	2.35		
0.1	0	100	0.05		
0	0.1	-100	0.05		
1.5	0.9	600	1.2		
0.9	1.5	-600	1.2		
2.4	1.8	600	2.1		
1.8	2.4	-600	2.1		
0.6	0	600	0.3		
0	0.6	-600	0.3		



SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007




A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns. C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.





SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007



A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns. C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.






Figure 7. Enable/Disable Time Test Circuit and Waveforms


SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007

TYPICAL CHARACTERISTICS















TYPICAL CHARACTERISTICS (continued)

SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007



TYPICAL CHARACTERISTICS (continued)

Ĵ.

INS

Texas

www.ti.com

TRUMENTS



SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007

APPLICATION INFORMATION

The devices are generally used as building blocks for high-speed point-to-point data transmission. Ground differences are less than 1 V with a low common-mode output and balanced interface for very low noise emissions. Devices can interoperate with RS-422, PECL, and IEEE-P1596. Drivers/receivers maintain ECL speeds without the power and dual supply requirements.




Figure 17. Data Transmission Distance Versus Rate



SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007

APPLICATION INFORMATION (continued)

Fail Safe

One of the most common problems with differential signaling applications is how the system responds when no differential voltage is present on the signal pair. The LVDS receiver is like most differential line receivers, in that its output logic state can be indeterminate when the differential input voltage is between -100 mV and 100 mV and within its recommended input common-mode voltage range. However, TI's LVDS receiver is different in how it handles the open-input circuit situation.

Open-circuit means that there is little or no input current to the receiver from the data line itself. This could be when the driver is in a high-impedance state or the cable is disconnected. When this occurs, the LVDS receiver pulls each line of the signal pair to near V_{CC} through 300-k Ω resistors as shown in Figure 18. The fail-safe feature uses an AND gate with input voltage thresholds at about 2.3 V to detect this condition and force the output to a high-level, regardless of the differential input voltage.




Figure 18. Open-Circuit Fail Safe of the LVDS Receiver

It is only under these conditions that the output of the receiver is valid with less than a 100-mV differential input voltage magnitude. The presence of the termination resistor, R_t , does not affect the fail-safe function as long as it is connected as shown in the figure. Other termination circuits may allow a dc current to ground that could defeat the pullup currents from the receiver and the fail-safe feature.

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins Pa	ackage Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN65LVDS179MDGKREP	ACTIVE	MSOP	DGK	8 2	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/07612-03NE	ACTIVE	MSOP	DGK	8 2	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN65LVDS179-EP :

• Catalog: SN65LVDS179

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing	Pins		Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS179MDGKREP	MSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

17-Apr-2009



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS179MDGKREP	MSOP	DGK	8	2500	358.0	335.0	35.0

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Broadband	www.ti.com/broadband
DSP	dsp.ti.com	Digital Control	www.ti.com/digitalcontrol
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Military	www.ti.com/military
Logic	logic.ti.com	Optical Networking	www.ti.com/opticalnetwork
Power Mgmt	power.ti.com	Security	www.ti.com/security
Microcontrollers	microcontroller.ti.com	Telephony	www.ti.com/telephony
RFID	www.ti-rfid.com	Video & Imaging	www.ti.com/video
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Texas Instruments: V62/07612-03NE SN65LVDS179MDGKREP