OPA4171



# 36V, Single-Supply, SOT553, General-Purpose OPERATIONAL AMPLIFIERS

Check for Samples: OPA171, OPA2171, OPA4171

#### **FEATURES**

Supply Range: +2.7V to +36V, ±1.35V to ±18V

Low Noise: 14nV/√Hz

Low Offset Drift: ±0.3µV/°C (typ)

· RFI Filtered Inputs

Input Range Includes the Negative Supply

• Input Range Operates to Positive Supply

• Rail-to-Rail Output

• Gain Bandwidth: 3MHz

• Low Quiescent Current: 475µA per Amplifier

• High Common-Mode Rejection: 120dB (typ)

Low Input Bias Current: 8pAIndustry-Standard Packages:

- 8-Pin SOIC

14-Pin TSSOP

microPackages:

- Single in SOT553

- Dual in VSSOP-8

#### **APPLICATIONS**

- Tracking Amplifier in Power Modules
- Merchant Power Supplies
- Transducer Amplifiers
- Bridge Amplifiers
- Temperature Measurements
- Strain Gauge Amplifiers
- Precision Integrators
- Battery-Powered Instruments
- Test Equipment

#### **Product Family**

DEVICE	PACKAGE
OPA171	SOT553, SOT23-5, SO-8
OPA2171 (dual)	VSSOP-8, SO-8
OPA4171 (quad)	TSSOP-14, SO-14


#### DESCRIPTION

The OPA171, OPA2171 and OPA4171 (OPAx171) are a family of 36V, single-supply, low-noise operational amplifiers with the ability to operate on supplies ranging from +2.7V (±1.35V) to +36V (±18V). These devices are available in micro-packages and offer low offset, drift, and bandwidth with low quiescent current. The single, dual, and quad versions all have identical specifications for maximum design flexibility.

Unlike most op amps, which are specified at only one supply voltage, the OPAx171 family is specified from +2.7V to +36V. Input signals beyond the supply rails do not cause phase reversal. The OPAx171 family is stable with capacitive loads up to 300pF. The input can operate 100mV below the negative rail and within 2V of the top rail during normal operation. Note that these devices can operate with full rail-to-rail input 100mV beyond the top rail, but with reduced performance within 2V of the top rail.

The OPAx171 series of op amps are specified from -40°C to +125°C.

#### Package Footprint Comparison (to Scale)



Smallest Packaging for 36V Op Amps

D (SO-8)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

DBV (SOT23-5) DRL (SOT553)





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
	COTEES	DDI	DAD	OPA171AIDRLT	Tape and Reel, 250
	SOT553	DRL	DAP	OPA171AIDRLR	Tape and Reel, 4000
OPA171	COTOO F	DBV	OCUI	OPA171AIDBVT	Tape and Reel, 250
OPA171	SOT23-5	DBV	OSUI	OPA171AIDBVR	Tape and Reel, 3000
	SO-8	D	0171 0	OPA171AID	Rail, 75
	50-8	D	O171A	OPA171AIDR	Tape and Reel, 2500
	\(CCOD 0	DOLL	ODOC	OPA2171AIDCUT	Tape and Reel, 250
0000074	VSSOP-8	DCU	OPOC	OPA2171AIDCUR	Tape and Reel, 3000
OPA2171	00.0	Б.	04744	OPA2171AID	Rail, 75
	SO-8	D	2171A	OPA2171AIDR	Tape and Reel, 2500
	00.44	5	00044744	OPA42171AID	Rail, 50
ODA 4474	SO-14	D	OPA4171A	OPA42171AIDR	Tape and Reel, 2500
OPA4171	TCCOD 44	DW	ODA 4474 A	OPA42171AIPW	Rail, 90
	TSSOP-14	PW	OPA4171A	OPA42171AIPWR	Tape and Reel, 2000

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at <a href="https://www.ti.com">www.ti.com</a>.

#### ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range, unless otherwise noted.

		OPAx171	UNIT
Supply voltage		±20	V
Cinn al innut to main als	Voltage	(V-) - 0.5 to (V+) + 0.5	V
Signal input terminals	Current	±10	mA
Output short circuit (2)		Continuous	
Operating temperature		-55 to +150	°C
Storage temperature		-65 to +150	°C
Junction temperature		+150	°C
CCD rational	Human body model (HBM)	4	kV
ESD ratings:	Charged device model (CDM)	750	V

<sup>(1)</sup> Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

<sup>(2)</sup> Short-circuit to ground, one amplifier per package.



#### THERMAL INFORMATION

	40	OPA171AID	OPA171AIDBV	OPA171AIDBV (IC # 5240)	OPA171AIDRL	
THERMAL METRIC <sup>(1)</sup>		D	DBV	DBV (SOT23)	DRL	UNITS
		8 PINS	5 PINS	5 PINS	5 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	149.5	245.8	277.3	208.1	
$\theta_{\text{JC(top)}}$	Junction-to-case(top) thermal resistance	97.9	133.9	193.3	0.1	
$\theta_{JB}$	Junction-to-board thermal resistance	87.7	83.6	121.2	42.4	0C/M
ΨЈТ	Junction-to-top characterization parameter	35.5	18.2	51.8	0.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	89.5	83.1	109.5	42.2	
$\theta_{JC(bottom)}$	Junction-to-case(bottom) thermal resistance	n/a	n/a	n/a	n/a	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### THERMAL INFORMATION

		OPA2171AIDCU (IC # 5241)	OPA2171AID	OPA4171AID	OPA4171AIPW		
THERMAL METRIC <sup>(1)</sup>		DCU (VSSOP)	D	D	PW	UNITS	
		8 PINS	8 PINS	14 PINS	14 PINS		
$\theta_{JA}$	Junction-to-ambient thermal resistance	175.2	134.3	93.2	106.9		
$\theta_{JC(top)}$	Junction-to-case(top) thermal resistance	74.9	72.1	51.8	24.4		
$\theta_{JB}$	Junction-to-board thermal resistance	22.2	60.6	49.4	59.3	9 <b>0</b> /M	
ΨЈТ	Junction-to-top characterization parameter	1.6	18.2	13.5	0.6	°C/W	
ΨЈВ	Junction-to-board characterization parameter	22.8	53.8	42.2	54.3		
$\theta_{JC(bottom)}$	Junction-to-case(bottom) thermal resistance	n/a	n/a	n/a	n/a		

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



#### **ELECTRICAL CHARACTERISTICS**

Boldface limits apply over the specified temperature range,  $T_A = -40^{\circ}C$  to +125°C. At  $T_A = +25^{\circ}C$ ,  $V_S = +2.7V$  to +36V,  $V_{CM} = V_{OUT} = V_S/2$ , and  $R_{LOAD} = 10k\Omega$  connected to  $V_S/2$ , unless otherwise noted.


			OPA171,	OPA2171, OPA4	171	
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE						
Input offset voltage	Vos			0.25	±1.8	mV
Over temperature				0.3	±2	mV
Drift	dV <sub>os</sub> /dT			0.3	±2	μV/°C
vs power supply	PSRR	V <sub>S</sub> = +4V to +36V		1	±3	μV/V
Channel separation, dc		dc		5		μV/V
INPUT BIAS CURRENT						
Input bias current	I <sub>B</sub>			±8	±15	pA
Over temperature					±3.5	nA
Input offset current	I <sub>os</sub>			±4		pA
Over temperature	.03				±3.5	nA
NOISE						
Input voltage noise		f = 0.1Hz to 10Hz		3		μV <sub>PP</sub>
input voltage holse		f = 100Hz		25		nV/√ <del>Hz</del>
Input voltage noise density	$\boldsymbol{e}_{n}$	f = 1kHz		14		nV/√Hz
INPUT VOLTAGE		I = IKMZ		14		IIV/ VIIZ
	\/		()() 04)(		()(,) ())	
Common-mode voltage range <sup>(1)</sup>	V <sub>CM</sub>	V - (0V (V ) 0.4V - (V - (0V ) 0V	(V-) - 0.1V	404	(V+) – 2V	۷
Common-mode rejection ratio	CMRR	$V_S = \pm 2V, (V-) - 0.1V < V_{CM} < (V+) - 2V$	90	104		dB
		$V_S = \pm 18V$ , $(V-) - 0.1V < V_{CM} < (V+) - 2V$	104	120		dB
INPUT IMPEDANCE					1	
Differential				100    3		MΩ    pF
Common-mode				6    3		10 <sup>12</sup> Ω    pF
OPEN-LOOP GAIN						Pi
Open-loop voltage gain	Δ	V <sub>S</sub> = +4V to +36V, (V–) + 0.35V < V <sub>O</sub> < (V+) – 0.35V	110	130		dB
FREQUENCY RESPONSE	~oL	VS = +44 to +304, (4-) + 0.334 < 40 < (4+) - 0.334	110	130		ub
	GBP			2.0		MI I-
Gain bandwidth product		2 .4		3.0		MHz
Slew rate	SR	G = +1		1.5		V/µs
Settling time	t <sub>S</sub>	To 0.1%, $V_S = \pm 18V$ , $G = +1$ , 10V step		6		μs
		To 0.01% (12 bit), $V_S = \pm 18V$ , $G = +1$ , 10V step		10		μs
Overload recovery time		V <sub>IN</sub> × Gain > V <sub>S</sub>		2		μs
Total harmonic distortion + noise	THD+N	$G = +1, f = 1kHz, V_O = 3V_{RMS}$		0.0002		%
OUTPUT						
Voltage output swing from rail	Vo	R <sub>L</sub> = 10kΩ, A <sub>OL</sub> ≥ 110dB	(V-) + 0.35		(V+) – 0.35	V
Short-circuit current	I <sub>SC</sub>			+25/–35		mA
Capacitive load drive	$C_{LOAD}$		See Typ	ical Characteristi	CS	pF
Open-loop output resistance	$R_{O}$	$f = 1MHz, I_O = 0A$		150		Ω
POWER SUPPLY						
Specified voltage range	Vs		+2.7		+36	V
Quiescent current per amplifier	ΙQ	I <sub>O</sub> = 0A		475	595	μA
Over temperature		I <sub>O</sub> = 0A			650	μΑ
TEMPERATURE						
Specified range			-40		+125	°C

<sup>(1)</sup> The input range can be extended beyond (V+) – 2V up to V+. See the *Typical Characteristics* and *Application Information* sections for additional information.




#### **PIN CONFIGURATIONS**


#### DRL PACKAGE: OPA171 SOT-553 (TOP VIEW)



#### DBV PACKAGE: OPA171 SOT23-5 (TOP VIEW)




#### D PACKAGE: OPA171 SO-8 (TOP VIEW)




(1) No internal connection.

#### D AND DCU PACKAGES: OPA2171 SO-8 AND VSSOP-8 (TOP VIEW)



#### D AND PW PACKAGES: OPA4171 SO-14 AND TSSOP-14 (TOP VIEW)





#### **TYPICAL CHARACTERISTICS**

#### **TABLE OF GRAPHS**

#### **Table 1. Characteristic Performance Measurements**

DESCRIPTION	FIGURE
Offset Voltage Production Distribution	Figure 1
Offset Voltage Drift Distribution	Figure 2
Offset Voltage vs Temperature	Figure 3
Offset Voltage vs Common-Mode Voltage	Figure 4
Offset Voltage vs Common-Mode Voltage (Upper Stage)	Figure 5
Offset Voltage vs Power Supply	Figure 6
I <sub>B</sub> and I <sub>OS</sub> vs Common-Mode Voltage	Figure 7
Input Bias Current vs Temperature	Figure 8
Output Voltage Swing vs Output Current (Maximum Supply)	Figure 9
CMRR and PSRR vs Frequency (Referred-to Input)	Figure 10
CMRR vs Temperature	Figure 11
PSRR vs Temperature	Figure 12
0.1Hz to 10Hz Noise	Figure 13
Input Voltage Noise Spectral Density vs Frequency	Figure 14
THD+N Ratio vs Frequency	Figure 15
THD+N vs Output Amplitude	Figure 16
Quiescent Current vs Temperature	Figure 17
Quiescent Current vs Supply Voltage	Figure 18
Open-Loop Gain and Phase vs Frequency	Figure 19
Closed-Loop Gain vs Frequency	Figure 20
Open-Loop Gain vs Temperature	Figure 21
Open-Loop Output Impedance vs Frequency	Figure 22
Small-Signal Overshoot vs Capacitive Load (100mV Output Step)	Figure 23, Figure 24
No Phase Reversal	Figure 25
Positive Overload Recovery	Figure 26
Negative Overload Recovery	Figure 27
Small-Signal Step Response (100mV)	Figure 28, Figure 29
Large-Signal Step Response	Figure 30, Figure 31
Large-Signal Settling Time (10V Positive Step)	Figure 32
Large-Signal Settling Time (10V Negative Step)	Figure 33
Short-Circuit Current vs Temperature	Figure 34
Maximum Output Voltage vs Frequency	Figure 35
Channel Separation vs Frequency	Figure 36



#### TYPICAL CHARACTERISTICS

 $V_S = \pm 18 V$ ,  $V_{CM} = V_S/2$ ,  $R_{LOAD} = 10 k\Omega$  connected to  $V_S/2$ , and  $C_L = 100 pF$ , unless otherwise noted.

### 

Offset Voltage ( $\mu$ V) Figure 1.




Figure 2.

#### **OFFSET VOLTAGE vs TEMPERATURE**




Figure 3.

## OFFSET VOLTAGE vs COMMON-MODE VOLTAGE





Figure 4.

**OFFSET VOLTAGE vs POWER SUPPLY** 

## OFFSET VOLTAGE vs COMMON-MODE VOLTAGE (Upper Stage)







Figure 6.



 $V_S = \pm 18V$ ,  $V_{CM} = V_S/2$ ,  $R_{LOAD} = 10k\Omega$  connected to  $V_S/2$ , and  $C_L = 100pF$ , unless otherwise noted.






Figure 8.

Temperature (°C)

## OUTPUT VOLTAGE SWING vs OUTPUT CURRENT (Maximum Supply)




Figure 9.

## CMRR AND PSRR vs FREQUENCY (Referred-to Input)




Figure 10.




Figure 11.




Figure 12.

Total Harmonic Distortion + Noise (%)

0.0001


0.00001

10



#### **TYPICAL CHARACTERISTICS (continued)**

 $V_S = \pm 18V$ ,  $V_{CM} = V_S/2$ ,  $R_{LOAD} = 10k\Omega$  connected to  $V_S/2$ , and  $C_L = 100pF$ , unless otherwise noted.



#### INPUT VOLTAGE NOISE SPECTRAL DENSITY vs **FREQUENCY**




Figure 14.

THD+N vs OUTPUT AMPLITUDE





G = +1,  $R_L = 10k\Omega$ 

 $G=-1,\,R_L^-=2k\Omega$ 

100

THD+N RATIO vs FREQUENCY





Figure 15.







Figure 16.



Frequency (Hz)

Figure 17.

#### **QUIESCENT CURRENT vs SUPPLY VOLTAGE**




Figure 18.



 $V_S = \pm 18 V$ ,  $V_{CM} = V_S/2$ ,  $R_{LOAD} = 10 k\Omega$  connected to  $V_S/2$ , and  $C_L = 100 pF$ , unless otherwise noted.




Figure 19.




Figure 20.






Figure 21.

### **OPEN-LOOP OUTPUT IMPEDANCE vs FREQUENCY** 1M




Figure 22.

#### **SMALL-SIGNAL OVERSHOOT vs CAPACITIVE LOAD** (100mV Output Step)




Figure 23.

#### SMALL-SIGNAL OVERSHOOT vs CAPACITIVE LOAD (100mV Output Step)




Figure 24.



 $V_S$  = ±18V,  $V_{CM}$  =  $V_S/2$ ,  $R_{LOAD}$  = 10k $\Omega$  connected to  $V_S/2$ , and  $C_L$  = 100pF, unless otherwise noted.

#### **NO PHASE REVERSAL**




Figure 25.

#### **POSITIVE OVERLOAD RECOVERY**




Figure 26.

**NEGATIVE OVERLOAD RECOVERY** 




Figure 27.

## SMALL-SIGNAL STEP RESPONSE (100mV)




Figure 28.

## SMALL-SIGNAL STEP RESPONSE (100mV)




Figure 29.

#### LARGE-SIGNAL STEP RESPONSE




Figure 30.



 $V_S = \pm 18V$ ,  $V_{CM} = V_S/2$ ,  $R_{LOAD} = 10k\Omega$  connected to  $V_S/2$ , and  $C_L = 100pF$ , unless otherwise noted.

#### LARGE-SIGNAL STEP RESPONSE




Figure 31.

## LARGE-SIGNAL SETTLING TIME (10V Positive Step)




Figure 32.

## LARGE-SIGNAL SETTLING TIME (10V Negative Step)




Figure 33.

#### SHORT-CIRCUIT CURRENT vs TEMPERATURE




Figure 34.

#### **MAXIMUM OUTPUT VOLTAGE vs FREQUENCY**




Figure 35.

#### **CHANNEL SEPARATION vs FREQUENCY**




Figure 36.



#### APPLICATION INFORMATION

The OPAx171 family of operational amplifiers provide high overall performance, making them ideal for many general-purpose applications. The excellent offset drift of only  $2\mu V/^{\circ}C$  provides excellent stability over the entire temperature range. In addition, the device offers very good overall performance with high CMRR, PSRR, and  $A_{OL}.$  As with all amplifiers, applications with noisy or high-impedance power supplies require decoupling capacitors close to the device pins. In most cases,  $0.1\mu F$  capacitors are adequate.

#### **OPERATING CHARACTERISTICS**

The OPAx171 family of amplifiers is specified for operation from 2.7V to 36V (±1.35V to ±18V). Many of the specifications apply from -40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the Typical Characteristics.

#### **GENERAL LAYOUT GUIDELINES**

For best operational performance of the device, good printed circuit board (PCB) layout practices are recommended. Low-loss, 0.1µF bypass capacitors should be connected between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable to single-supply applications.

#### **COMMON-MODE VOLTAGE RANGE**

The input common-mode voltage range of the OPAx171 series extends 100mV below the negative rail and within 2V of the top rail for normal operation.

This device can operate with full rail-to-rail input 100mV beyond the top rail, but with reduced performance within 2V of the top rail. The typical performance in this range is summarized in Table 2.

#### PHASE-REVERSAL PROTECTION

The OPAx171 family has an internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond its linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input of the OPAx171 prevents phase reversal with excessive common-mode voltage. Instead, the output limits into the appropriate rail. This performance is shown in Figure 37.




Figure 37. No Phase Reversal

**Table 2. Typical Performance Range** 

PARAMETER	MIN	TYP	MAX	UNIT
Input Common-Mode Voltage	(V+) - 2		(V+) + 0.1	V
Offset voltage		7		mV
vs Temperature		12		μV/°C
Common-mode rejection		65		dB
Open-loop gain		60		dB
GBW		0.7		MHz
Slew rate		0.7		V/µs
Noise at f = 1kHz		30		nV/√ <del>Hz</del>

## TEXAS INSTRUMENTS

#### CAPACITIVE LOAD AND STABILITY

The dynamic characteristics of the OPAx171 have been optimized for commonly encountered operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the phase margin of the amplifier and can lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor (for example,  $R_{\text{OUT}}$  equal to  $50\Omega$ ) in series with the output. Figure 38 and Figure 39 illustrate graphs of small-signal overshoot versus capacitive load for several values of  $R_{\text{OUT}}$ . Also, refer to Applications Bulletin AB-028 (SBOA015), available for download from the TI website for details of analysis techniques and application circuits.




Figure 38. Small-Signal Overshoot versus Capacitive Load (100mV Output Step)





Figure 39. Small-Signal Overshoot versus Capacitive Load (100mV Output Step)

#### **ELECTRICAL OVERSTRESS**

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

These ESD protection diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 10mA as stated in the Absolute Maximum Ratings. Figure 40 shows how a series input resistor may be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and its value should be kept to a minimum in noise-sensitive applications.



**Figure 40. Input Current Protection** 

An ESD event produces a short duration, high-voltage pulse that is transformed into a short duration, high-current pulse as it discharges through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent it from being damaged. The energy absorbed by the protection circuitry is then dissipated as heat.

When the operational amplifier connects into a circuit, the ESD protection components are intended to remain inactive and not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. Should this condition occur, there is a risk that some of the internal ESD protection circuits may be biased on, and conduct current. Any such current flow occurs through ESD cells and rarely involves the absorption device.

If there is an uncertainty about the ability of the supply to absorb this current, external zener diodes may be added to the supply pins. The zener voltage must be selected such that the diode does not turn on during normal operation.

However, its zener voltage should be low enough so that the zener diode conducts if the supply pin begins to rise above the safe operating supply voltage level.



#### **REVISION HISTORY**

NOTE: Page numbers for previous versions may differ from page numbers in the current version.

CI	hanges from Revision A (November, 2010) to Revision B	Page	е
•	Changed input offset voltage specification	4	4
•	Changed input offset voltage, over temperature specification	4	4
•	Changed quiescent current per amplifier, over temperature specification	'	4





www.ti.com 7-Mar-2011

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
OPA171AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	Add to cart
OPA171AIDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	Add to cart
OPA171AIDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	Add to cart
OPA171AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	Add to cart
OPA171AIDRLR	ACTIVE	SOT	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Add to cart
OPA171AIDRLT	ACTIVE	SOT	DRL	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Add to cart
OPA2171AID	PREVIEW	SOIC	D	8		TBD	Call TI	Call TI	Add to cart
OPA2171AIDCUR	PREVIEW	US8	DCU	8		TBD	Call TI	Call TI	Add to cart
OPA2171AIDCUT	PREVIEW	US8	DCU	8		TBD	Call TI	Call TI	Add to cart
OPA2171AIDR	PREVIEW	SOIC	D	8		TBD	Call TI	Call TI	Add to cart
OPA4171AID	PREVIEW	SOIC	D	14		TBD	Call TI	Call TI	Add to cart
OPA4171AIDR	PREVIEW	SOIC	D	14	2500	TBD	Call TI	Call TI	Add to cart
OPA4171AIPW	PREVIEW	TSSOP	PW	14		TBD	Call TI	Call TI	Add to cart
OPA4171AIPWR	PREVIEW	TSSOP	PW	14		TBD	Call TI	Call TI	Add to cart

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



#### **PACKAGE OPTION ADDENDUM**

7-Mar-2011

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Mar-2011

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA171AIDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
OPA171AIDBVT	SOT-23	DBV	5	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
OPA171AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA171AIDRLR	SOT	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
OPA171AIDRLT	SOT	DRL	5	250	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3

www.ti.com 8-Mar-2011



\*All dimensions are nominal

7 iii dimensione die nomina								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
OPA171AIDBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0	
OPA171AIDBVT	SOT-23	DBV	5	250	202.0	201.0	28.0	
OPA171AIDR	SOIC	D	8	2500	346.0	346.0	29.0	
OPA171AIDRLR	SOT	DRL	5	4000	202.0	201.0	28.0	
OPA171AIDRLT	SOT	DRL	5	250	202.0	201.0	28.0	

## DBV (R-PDSO-G5)


### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-178 Variation AA.



## DBV (R-PDSO-G5)



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



## DCU (R-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-187 variation CA.



## DRL (R-PDSO-N5)

### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs.

  Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.
- D. JEDEC package registration is pending.



### DRL (R-PDSO-N5)




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



### D (R-PDSO-G14)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



PW (R-PDSO-G14)

#### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



### D (R-PDSO-G8)

#### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



## D (R-PDSO-G8)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps
RF/IF and ZigBee® Solutions	www.ti.com/lprf		

**TI E2E Community Home Page** 

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com