

DB, DW, OR PW PACKAGE

(TOP VIEW)

FEATURES

- Bidirectional Voltage Translator
- 5.5 V on A Port and 2.7 V to 3.6 V on B Port
- Control Inputs V_{IH}/V_{IL} Levels Are Referenced to V_{CCA} Voltage
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DESCRIPTION/ORDERING INFORMATION

This 8-bit (octal) noninverting bus transceiver contains two separate supply rails; B port has V_{CCB} , which is set at 3.3 V, and A port has V_{CCA} , which is set at 5 V. This allows for translation from a 3.3-V to a 5-V environment, and vice versa.

(5 V) V _{CCA} [1 U	24] V _{CCB} (3.3 V)
DIR	2	23] V _{CCB} (3.3 V)
A1 [3	22] <u>oe</u>
A2 [4	21]B1
A3 [5	20] B2
A4 [6	19] B3
A5 [7	18] B4
A6 [8	17] B5
A7 [9	16] B6
A8 [10	15] B7
GND [11	14] B8

GND 12

13 🛛 GND

The SN74LVC4245A is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated. The control circuitry (DIR, \overline{OE}) is powered by V_{CCA}.

The SN74LVC4245A pinout allows the designer to switch to a normal all-3.3-V or all-5-V 20-pin '245 device without board re-layout. The designer uses the data paths for pins 2–11 and 14–23 of the SN74LVC4245A to align with the conventional '245 pinout.

T _A	PACK	AGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	SOIC – DW Tube of 25		SN74LVC4245ADW			
	30IC - DW	Reel of 2000	SN74LVC4245ADWR	– LVC4245A		
-40°C to 85°C	SSOP – DB	Reel of 2000	SN74LVC4245ADBR	LJ245A		
-40 C 10 85 C		Tube of 60	SN74LVC4245APW			
	TSSOP – PW	PW Reel of 2000 SN74LVC4245APWR		LJ245A		
		Reel of 250	SN74LVC4245APWT			

ORDERING INFORMATION

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

	INPUT	ſS	OPERATION
C	OE DIR		OPERATION
	L	L	B data to A bus
	L	Н	A data to B bus
I	H	Х	Isolation

FUNCTION TABLE




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCAS375H-MARCH 1994-REVISED MARCH 2005



LOGIC DIAGRAM (POSITIVE LOGIC)



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range for V_{CCA} = 4.5 V to 5.5 V (unless otherwise noted)

			MIN	MAX	UNIT
V _{CCA}	Supply voltage range		-0.5	6.5	V
V	Innut voltogo rongo	A port ⁽²⁾	-0.5	V _{CCA} + 0.5	V
VI	Input voltage range	Control inputs	-0.5	6	v
Vo	Output voltage range	A port ⁽²⁾	-0.5	V _{CCA} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current			±50	mA
	Continuous current through each V _{CCA} or GND			±100	mA
		DB package		63	
θ_{JA}	Package thermal impedance ⁽³⁾	DW package		46	°C/W
		PW package		88	
T _{stg}	Storage temperature range		-65	150	°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) This value is limited to 6 V maximum.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

SCAS375H-MARCH 1994-REVISED MARCH 2005

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range for V_{CCB} = 2.7 V to 3.6 V (unless otherwise noted)

			MIN	MAX	UNIT	
V _{CCB}	Supply voltage range		-0.5	4.6	V	
VI	Input voltage range	B port ⁽²⁾	-0.5	V _{CCB} + 0.5	V	
Vo	Output voltage range	B port ⁽²⁾	-0.5	V _{CCB} + 0.5	V	
I _{IK}	Input clamp current	V ₁ < 0		-50	mA	
I _{OK}	Output clamp current	V _O < 0		-50	mA	
I _O	Continuous output current		±50	mA		
	Continuous current through V_{CCB} or GND			±100	mA	
		DB package		63		
θ_{JA}	Package thermal impedance ⁽³⁾	DW package		46	°C/W	
		PW package		88		
T _{stg}	Storage temperature range		-65	150	°C	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) This value is limited to 4.6 V maximum.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

for V_{CCA} = 4.5 V to 5.5 V

		MIN	MAX	UNIT
V _{CCA}	Supply voltage	4.5	5.5	V
V _{IH}	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VIA	Input voltage	0	V _{CCA}	V
V _{OA}	Output voltage	0	V _{CCA}	V
I _{OH}	High-level output current		-24	mA
I _{OL}	Low-level output current		24	mA
T _A	Operating free-air temperature	-40	85	°C

(1) All unused inputs of the device must be held at the associated V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

Recommended Operating Conditions⁽¹⁾

for $V_{CCB} = 2.7$ V to 3.6 V

			MIN	MAX	UNIT
V _{CCB}	Supply voltage		2.7	3.6	V
VIH	High-level input voltage	$V_{CCB} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V
V _{IL}	Low-level input voltage	$V_{CCB} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V
V _{IB}	Input voltage	0	V _{CCB}	V	
V _{OB}	Output voltage		0	V _{CCB}	V
	High-level output current	$V_{CCB} = 2.7 V$		-12	mA
ЮН	High-level output current	$V_{CCB} = 3 V$		-24	ША
		$V_{CCB} = 2.7 V$		12	mA
IOL	Low-level output current	V _{CCB} = 3 V		24	ШA
T _A	Operating free-air temperature		-40	85	°C

All unused inputs of the device must be held at the associated V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SCAS375H-MARCH 1994-REVISED MARCH 2005

Electrical Characteristics⁽¹⁾

over recommended operating free-air temperature range for V_{CCA} = 4.5 V to 5.5 V (unless otherwise noted)

P/	ARAMETER	TEST CONDITION	S V _{CCA}	MIN T	YP ⁽²⁾ MAX	UNIT
		100	4.5 V	4.3		
N		I _{OH} = -100 μA	5.5 V	5.3		V
V _{OH}			4.5 V	3.7		V
		$I_{OH} = -24 \text{ mA}$	5.5 V	4.7		
		1 100 1	4.5 V		0.2	
		I _{OL} = 100 μA	5.5 V		0.2	V
V _{OL}			4.5 V		0.55	V
		$I_{OL} = 24 \text{ mA}$	5.5 V		0.55	
I _I	Control inputs	$V_{I} = V_{CCA}$ or GND	5.5 V		±1	μA
I _{OZ} ⁽³⁾	A port	$V_{O} = V_{CCA}$ or GND	5.5 V		±5	μA
I _{CCA}		$V_{I} = V_{CCA} \text{ or } GND, \qquad I_{O} = 0$	5.5 V		80	μA
$\Delta I_{CCA}^{(4)}$		One input at 3.4 V, Other input	is at V _{CCA} or GND 5.5 V		1.5	mA
Ci	Control inputs	$V_{I} = V_{CCA}$ or GND	Open		5	pF
Cio	A port	$V_{O} = V_{CCA}$ or GND	5 V		11	pF

 V_{CCB} = 2.7 V to 3.6 V
All typical values are measured at V_{CC} = 5 V, T_A = 25°C.
For I/O ports, the parameter I_{OZ} includes the input leakage current.
This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or the associated V_{CC}.

Electrical Characteristics⁽¹⁾

over recommended operating free-air temperature range for V_{CCB} = 2.7 V to 3.6 V (unless otherwise noted)

PARAMETER		TEST C	ONDITIONS	V _{CCB}	MIN	TYP ⁽²⁾	MAX	UNIT
		I _{OH} = −100 μA		2.7 V to 3.6 V	$V_{CC} - 0.2$			
		1 10 10		2.7 V	2.2			
V _{OH}		I _{OH} = -12 mA	3 V	2.4			V	
		I _{OH} = -24 mA		3 V	2			
		I _{OL} = 100 μA		2.7 V to 3.6 V			0.2	
V _{OL}		I _{OL} = 12 mA		2.7 V			0.4	V
		I _{OL} = 24 mA		3 V			0.55	
I _{OZ} ⁽³⁾	B port	$V_{O} = V_{CCB}$ or GND		3.6 V			±5	μA
I _{CCB}		$V_I = V_{CCB}$ or GND,	I _O = 0	3.6 V			50	μA
$\Delta I_{CCB}^{(4)}$)	One input at V _{CCB} – 0.6 V,	Other inputs at V_{CCB} or GND	2.7 V to 3.6 V			0.5	mA
C _{io}	B port	$V_{O} = V_{CCB}$ or GND		3.3 V		11		pF

 V_{CCA} = 5 V ± 0.5 V
All typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.
For I/O ports, the parameter I_{OZ} includes the input leakage current.
This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or the associated TTL voltage levels. V_{CC}.

SCAS375H-MARCH 1994-REVISED MARCH 2005

Switching Characteristics

over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1 and Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CCA} = 5 V ± V_{CCB} = 2.7 V t	V_{CCA} = 5 V \pm 0.5 V, V_{CCB} = 2.7 V to 3.6 V			
	(INFOT)	(001-01)	MIN	MAX			
t _{PHL}	A	В	1	6.3	20		
t _{PLH}	A	Б	1	6.7	ns		
t _{PHL}	В	А	1	6.1	20		
t _{PLH}	В	A	1	5	ns		
t _{PZL}	- <u>OE</u>	А	1	9			
t _{PZH}	UE UE	A	1	8.1	ns		
t _{PZL}	OE	В	1	8.8	~~		
t _{PZH}	UE UE	D	1	9.8	ns		
t _{PLZ}	OE	А	1	7	20		
t _{PHZ}	J	A	1	5.8	ns		
t _{PLZ}	ŌĒ	В	1	7.7	20		
t _{PHZ}	JE	В	1	7.8	ns		

Operating Characteristics

 V_{CCA} = 4.5 V to 5.5 V, V_{CCB} = 2.7 V to 3.6 V, T_A = 25°C

	PARAMETER	TEST C	ONDITIONS	TYP	UNIT	
C _{pd}	Dower dissipation consultance per transaciver	Outputs enabled	C 0	£ 10 MU	39.5	~ F
	Power dissipation capacitance per transceiver	Outputs disabled	$C_{L} = 0,$	f = 10 MHz	5	pF

Power-Up Considerations⁽¹⁾


TI level-translation devices offer an opportunity for successful mixed-voltage signal design. A proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies caused by improperly biased device pins. Take these precautions to guard against such power-up problems:

- 1. Connect ground before any supply voltage is applied.
- 2. Power up the control side of the device (V_{CCA} for all four of these devices).
- 3. Tie \overline{OE} to V_{CCA} with a pullup resistor so that it ramps with V_{CCA}.
- Depending on the direction of the data path, DIR can be high or low. If DIR high is needed (A data to B bus), ramp it with V_{CCA}. Otherwise, keep DIR low.
- (1) Refer to the TI application report, Texas Instruments Voltage-Level-Translation Devices, literature number SCEA021.

SCAS375H-MARCH 1994-REVISED MARCH 2005



PARAMETER MEASUREMENT INFORMATION A PORT



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_r \leq 2.5 ns. t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. All parameters and waveforms are not applicable to all devices.


Figure 1. Load Circuit and Voltage Waveforms

TEXAS INSTRUMENTS www.ti.com

SN74LVC4245A OCTAL BUS TRANSCEIVER AND 3.3-V TO 5-V SHIFTER WITH 3-STATE OUTPUTS

SCAS375H-MARCH 1994-REVISED MARCH 2005

PARAMETER MEASUREMENT INFORMATION B PORT



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms



9-May-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
SN74LVC4245ADBR	(1) ACTIVE	SSOP	DB	24	2000	(2) Green (RoHS & no Sb/Br)	(6) CU NIPDAU	(3) Level-1-260C-UNLIM	-40 to 85	(4/5) LJ245A	Samples
SN74LVC4245ADBRE4	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LJ245A	Samples
SN74LVC4245ADBRG4	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LJ245A	Samples
SN74LVC4245ADW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC4245A	Samples
SN74LVC4245ADWE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC4245A	Samples
SN74LVC4245ADWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC4245A	Samples
SN74LVC4245ADWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 85	LVC4245A	Samples
SN74LVC4245ADWRE4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC4245A	Samples
SN74LVC4245ADWRG4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC4245A	Samples
SN74LVC4245APW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LJ245A	Samples
SN74LVC4245APWE4	ACTIVE	TSSOP	PW	24		TBD	Call TI	Call TI	-40 to 85	LJ245A	Samples
SN74LVC4245APWG4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LJ245A	Samples
SN74LVC4245APWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LJ245A	Samples
SN74LVC4245APWRE4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LJ245A	Samples
SN74LVC4245APWRG4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LJ245A	Samples
SN74LVC4245APWT	ACTIVE	TSSOP	PW	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LJ245A	Samples
SN74LVC4245APWTE4	ACTIVE	TSSOP	PW	24		TBD	Call TI	Call TI	-40 to 85	LJ245A	Samples



9-May-2014

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC4245APWTG4	ACTIVE	TSSOP	PW	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LJ245A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC4245A :



www.ti.com

PACKAGE OPTION ADDENDUM

9-May-2014

Enhanced Product: SN74LVC4245A-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC4245ADBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74LVC4245ADWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74LVC4245ADWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74LVC4245ADWRG4	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74LVC4245APWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
SN74LVC4245APWT	TSSOP	PW	24	250	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

17-Jan-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC4245ADBR	SSOP	DB	24	2000	367.0	367.0	38.0
SN74LVC4245ADWR	SOIC	DW	24	2000	366.0	364.0	50.0
SN74LVC4245ADWR	SOIC	DW	24	2000	367.0	367.0	45.0
SN74LVC4245ADWRG4	SOIC	DW	24	2000	367.0	367.0	45.0
SN74LVC4245APWR	TSSOP	PW	24	2000	367.0	367.0	38.0
SN74LVC4245APWT	TSSOP	PW	24	250	367.0	367.0	38.0

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:


A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





All linear dimensions are in millimeters. Α.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations. E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated