



Sample &

Buy







SN74LV595A

SCLS414P - APRIL 1998-REVISED OCTOBER 2014

SN74LV595A 8-Bit Shift Registers With 3-State Output Registers

1 Features

- 2-V to 5.5-V V_{CC} Operation
- Max t_{pd} of 7.1 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25° C
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2.3 V at V_{CC} = 3.3 V, T_A = 25° C
- Support Mixed-Mode Voltage Operation on All Ports
- 8-Bit Serial-In, Parallel-Out Shift
- I_{off} Supports Live Insertion, Partial Power-Down Mode, and Back-Drive Protection
- Shift Register Has Direct Clear
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model
 - 200-V Machine Model
 - 1000-V Charged-Device Model

2 Applications

- Network Switches
- Power Infrastructures
- PCs and Notebooks
- LED Displays
- Servers
- I/O Expanders

3 Description


The SN74LV595A device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Both the shift register clock (SRCLK) and storage register clock (RCLK) are positive-edge triggered.

Device Information

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	VQFN (16)	4.00 mm × 3.50 mm
SNx4LV595A	TSSOP (16)	5.00 mm × 4.40 mm
511X4LV595A	SOP (16)	10.20 mm × 5.30 mm
	SOIC (16)	9.00 mm × 3.90 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

4 Simplified Schematic



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

1

2

Table of Contents

1	Feat	ures 1
2	App	lications 1
3	Desc	cription 1
4	Sim	olified Schematic 1
5	Revi	sion History 2
6	Pin (Configuration and Functions 3
7	Spee	cifications 4
	7.1	Absolute Maximum Ratings 4
	7.2	Handling Ratings 4
	7.3	Recommended Operating Conditions 5
	7.4	Thermal Information 5
	7.5	Electrical Characteristics
	7.6	Timing Requirements, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V} \dots 6$
	7.7	Timing Requirements, V_{CC} = 3.3 V ± 0.3 V
	7.8	Timing Requirements, $V_{CC} = 5 V \pm 0.5 V$
	7.9	Switching Characteristics, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V} \dots 9$
	7.10	Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 9$
	7.11	Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V \dots 10$
	7.12	Noise Characteristics 10
	7.13	Operating Characteristics 10

Parameter Measurement Information 12 8 9 Detailed Description 13 9.1 Functional Block Diagram 13 9.2 9.3 Feature Description..... 14 9.4 Device Functional Modes..... 14 10 Application and Implementation...... 15 10.1 Application Information..... 15 10.2 Typical Application 15 11 Power Supply Recommendations 16 12.1 Layout Guidelines 16 12.2 Layout Example 16 13 Device and Documentation Support 17 13.1 Trademarks 17 13.2 Electrostatic Discharge Caution...... 17 14 Mechanical, Packaging, and Orderable Information 17

7.14 Typical Characteristics 11

5 **Revision History**

Changes from Revision O (January 2011) to Revision P


•	Updated document to new TI data sheet format1
•	Deleted Ordering Information table 1
•	Deleted SN54LV595A from data sheet 1
•	Changed I _{off} bullet in Features
•	Added Applications 1
•	Added Pin Functions table
•	Added Handling Ratings table 4
•	Changed MAX operating temperature to 125°C in Recommended Operating Conditions table
•	Added Thermal Information table
•	Added –40°C to 125°C for SN74LV595A in Electrical Characteristics table
•	Added –40°C to 125°C for SN74LV595A in all three Timing Requirements tables.
•	Added –40°C to 125°C for SN74LV595A in all three Switching Requirements tables
•	Added Typical Characteristics 11
•	Added Detailed Description section
•	Added Application and Implementation section 15
•	Added Power Supply Recommendations and Layout sections


www.ti.com

Page



6 Pin Configuration and Functions





Pin Functions

	PIN					
	SN74LV595	I/O	DESCRIPTION			
NAME	D, DB, DGV, NS, PW, RGY					
GND	8	—	Ground Pin			
OE	13	I	Output Enable Pin			
Q _A	15	I	Q _A Input			
Q _B	1	0	Q _B Output			
Q _C	2	0	Q _C Output			
Q _D	3	0	Q _D Output			
Q _E	4	0	Q _E Output			
Q _F	5	0	Q _F Output			
Q _G	6	0	Q _G Output			
Q _H	7	0	Q _H Output			
Q _{H'}	9	0	Q _H Output			
RCLK	12	I	RCLK Input			
SER	14	I	SER Input			
SRCLK	11	I	SRCLK Input			
SRCLR	10	I	SRCLR Input			
V _{CC}	16		Power Pin			

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾		-0.5	7	V
Vo	Output voltage range applied in the high or low state $^{(2)(3)}$	-0.5	V _{CC} + 0.5	V	
I _{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current $V_{O} = 0$ to V_{CC}			±35	mA
	Continuous current through V _{CC} or GND			±70	mA

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 5.5-V maximum.

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature rang	ge	-65	150	°C
V	Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	0	2000	M
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	0	1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			SN74LV5	SN74LV595A		
			MIN	MAX	UNIT	
V _{CC}	Supply voltage		2	5.5	V	
		$V_{CC} = 2 V$	1.5			
V		V_{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		V	
V _{IH}	High-level input voltage	V_{CC} = 3 V to 3.6 V	V _{CC} × 0.7		V	
		V_{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7			
		$V_{CC} = 2 V$		0.5		
V		V_{CC} = 2.3 V to 2.7 V		$V_{CC} \times 0.3$	N/	
VIL	Low-level input voltage	$V_{CC} = 3 V$ to 3.6 V		$V_{CC} \times 0.3$	V	
		V_{CC} = 4.5 V to 5.5 V		$V_{CC} \times 0.3$		
VI	Input voltage		0	5.5	V	
V	Output voltage	High or low state	0	V _{CC}	V	
Vo		3-state	0	5.5	v	
		$V_{CC} = 2 V$		-50	μA	
	Lich lovel output output	V_{CC} = 2.3 V to 2.7 V		-2	mA	
I _{OH}	High-level output current	$V_{CC} = 3 V$ to 3.6 V		-8		
		V_{CC} = 4.5 V to 5.5 V		-16		
		$V_{CC} = 2 V$		50	μA	
	Level and a deal and a second	V_{CC} = 2.3 V to 2.7 V		2		
I _{OL}	Low-level output current	$V_{CC} = 3 V$ to 3.6 V		8	mA	
		$V_{CC} = 4.5 V \text{ to } 5.5 V$		16		
		V _{CC} = 2.3 V to 2.7 V		200		
Δt/Δv	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100	ns/V	
	-	$V_{CC} = 4.5 V \text{ to } 5.5 V$		20		
T _A	Operating free-air temperature	· · · · · ·	-40	125	°C	

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

7.4 Thermal Information

				SN74LV595A			
	THERMAL METRIC ⁽¹⁾	D	DB	NS	PW	RGY	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	_
R _{θJA}	Junction-to-ambient thermal resistance	80.2	97.8	79.4	106.1	39.5	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	40.3	48.1	35.8	40.8	50.5	
R _{θJB}	Junction-to-board thermal resistance	38.0	48.5	40.2	51.1	17.1	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	9.0	10.0	5.5	3.8	0.9	
Ψ _{ЈВ}	Junction-to-board characterization parameter	37.7	47.9	39.9	50.6	17.2	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	_	_	_	—	5.9	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

SN74LV595A

SCLS414P - APRIL 1998-REVISED OCTOBER 2014

www.ti.com

STRUMENTS

XAS

7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PA	ARAMETER	TEST CONDITIONS	V _{cc}	–40°C to 85°C SN74LV595A			–40°C to SN74L		UNIT	
				MIN	ТҮР	MAX	MIN	TYP	MAX	
		I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} – 0.1			V _{CC} - 0.1			
		$I_{OH} = -2 \text{ mA}$	2.3 V	2			2			
V _{OH}	Q _{H'}	$I_{OH} = -6 \text{ mA}$	3 V	2.48			2.45			V
	Q _A –Q _H	$I_{OH} = -8 \text{ mA}$	3 V	2.48			2.45			
	Q _{H'}	$I_{OH} = -12 \text{ mA}$	45.1	3.8			3.7			
	Q _A –Q _H	I _{OH} = -16 mA	4.5 V	3.8			3.7			
		I _{OL} = 50 μA	2 V to 5.5 V			0.1			0.1	
		I _{OL} = 2 mA	2.3 V			0.4			0.4	
V _{OL}	Q _H ,	I _{OL} = 6 mA	3 V			0.44			0.5	V
02	Q _A -Q _H	I _{OL} = 8 mA	3 V			0.44			0.5	
	Q _{H'}	I _{OL} = 12 mA	45.1			0.55			0.6	
	Q _A -Q _H	I _{OL} = 16 mA	4.5 V			0.55			0.6	
I _I		$V_{I} = 5.5 V \text{ or GND}$	0 to 5.5 V			±1			±1	μA
I _{oz}		$V_{O} = V_{CC} \text{ or GND}, Q_{A} - Q_{H}$	5.5 V			±5			±5	μΑ
I _{CC}		$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			20			20	μA
I _{off}		$V_1 \text{ or } V_0 = 0 \text{ to } 5.5 \text{ V}$	0			5			5	μΑ
Ci		$V_I = V_{CC}$ or GND	3.3 V		3.5			3.5		pF

7.6 Timing Requirements, $V_{cc} = 2.5 V \pm 0.2 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 4)

			T _A = 25	1 25°C		–40°C to SN74LV		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	
		SRCLK high or low	7		7.5		8.5		
t _w	Pulse duration	RCLK high or low	7		7.5		8.5		ns
		SRCLR low	6		6.5		7.5		
		SER before SRCLK↑	5.5		5.5		6.5		
		SRCLK↑ before RCLK↑ ⁽¹⁾	8		9		10		
t _{su}	Setup time	SRCLR low before RCLK↑	8.5		9.5		10.5		ns
		SRCLR high (inactive) before SRCLK↑	4		4		5		
t _h	Hold time	SER after SRCLK↑	1.5		1.5		2.5		ns

(1) This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.



7.7 Timing Requirements, V_{cc} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 4)

			T _A = 25	T _A = 25°C		°C –40°C to 85°C SN74LV595A		–40°C to 125°C SN74LV595A	
			MIN	MAX	MIN	MAX	MIN	MAX	
	Pulse duration	SRCLK high or low	5.5		5.5		6.5		
t _w		RCLK high or low	5.5		5.5		6.5		ns
		SRCLR low	5		5		6		
		SER before SRCLK↑	3.5		3.5		4.5		
		SRCLK↑ before RCLK↑ ⁽¹⁾	8		8.5		9.5		
t _{su}	Setup time	SRCLR low before RCLK↑	8		9		10		ns
		SRCLR high (inactive) before SRCLK↑	3		3		4		
t _h	Hold time	SER after SRCLK↑	1.5		1.5		2.5		ns

(1) This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.

7.8 Timing Requirements, $V_{cc} = 5 V \pm 0.5 V$


over recommended operating free-air temperature range (unless otherwise noted) (see Figure 4)

			T _A = 25	T _A = 25°C -40°C to 85°C SN74LV595A		-40°C to 1 SN74LV5		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	
t _w		SRCLK high or low	5		5		6		
	Pulse duration	RCLK high or low	5		5		6		ns
		SRCLR low	5.2		5.2		6.2		
		SER before SRCLK↑	3		3		4		
		SRCLK↑ before RCLK↑ ⁽¹⁾	5		5		6		
t _{su}	Setup time	SRCLR low before RCLK↑	5		5		6		ns
		SRCLR high (inactive) before SRCLK↑	2.5		2.5		3.5		
t _h	Hold time	SER after SRCLK↑	2		2		3		ns

(1) This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.

SN74LV595A

SCLS414P – APRIL 1998–REVISED OCTOBER 2014



NOTE: XXXX implies that the output is in 3-State mode.

Figure 1. Timing Diagram

www.ti.com



7.9 Switching Characteristics, V_{cc} = 2.5 V ± 0.2 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)			T _A = 25°C		–40°C to SN74LV		-40°C to 1 SN74LV5		UNIT
	(INPUT)	(001201)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f			C _L = 15 pF	65 ⁽¹⁾	80 ⁽¹⁾		45		45		MHz
Imax	f _{max}		C _L = 50 pF	60	70		40		40		IVITIZ
t _{PLH}	RCLK	0 0			8.4 ⁽¹⁾	14.2 ⁽¹⁾	1	15.8	1	16.8	
t _{PHL}	RULK	$Q_A - Q_H$			8.4 ⁽¹⁾	14.2 ⁽¹⁾	1	15.8	1	16.8	
t _{PLH}	SRCLK	0			9.4 ⁽¹⁾	19.6 ⁽¹⁾	1	22.2	1	23.2	
t _{PHL}	SRULK	Q _H ,			9.4 ⁽¹⁾	19.6 ⁽¹⁾	1	22.2	1	23.2	
t _{PHL}	SRCLR	Q _H '	C _L = 15 pF		8.7 ⁽¹⁾	14.6 ⁽¹⁾	1	16.3	1	17.3	3 ns
t _{PZH}	OE	Q _A - Q _H			8.2 ⁽¹⁾	13.9 ⁽¹⁾	1	15	1	16	
t _{PZL}	ÜE				10.9 ⁽¹⁾	18.1 ⁽¹⁾	1	20.3	1	21.3	
t _{PHZ}	OE		Q _A – Q _H			8.3 ⁽¹⁾	13.7 ⁽¹⁾	1	15.6	1	16.6
t _{PLZ}	ÜE	$Q_A - Q_H$			9.2 ⁽¹⁾	15.2 ⁽¹⁾	1	16.7	1	17.7	
t _{PLH}	RCLK	Q _A Q _H			11.2	17.2	1	19.3	1	21.3	
t _{PHL}	ROLK	$Q_A - Q_H$			11.2	17.2	1	19.3	1	21.3	
t _{PLH}	SRCLK	0			13.1	22.5	1	25.5	1	27.5	
t _{PHL}	SKULK	Q _H ,			13.1	22.5	1	25.5	1	27.5	
t _{PHL}	SRCLR	Q _H ,	$C_L = 50 \text{ pF}$		12.4	18.8	1	21.1	1	23.1	ns
t _{PZH}	ŌĒ	0 0			10.8	17	1	18.3	1	20.3	
t _{PZL}	UE	Q _A - Q _H			13.4	21	1	23	1	25	
t _{PHZ}	OE	0 0			12.2	18.3	1	19.5	1	21.5	
t _{PLZ}	UE	Q _A - Q _H			14	20.9	1	22.6	1	24.6	

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

7.10 Switching Characteristics, $V_{CC} = 3.3 V \pm 0.3 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE		T _A = 25°C		–40°C to SN74LV		-40°C to 1 SN74LV5		UNIT
	(INPUT)	(001P01)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
			C _L = 15 pF	80 ⁽¹⁾	120 ⁽¹⁾		70		70		
f _{max}			C _L = 50 pF	55	105		50		50		MHz
t _{PLH}	RCLK	0.0			6 ⁽¹⁾	11.9 ⁽¹⁾	1	13.5	1	14.5	
t _{PHL}	RULK	Q _A – Q _H			6 ⁽¹⁾	11.9 ⁽¹⁾	1	13.5	1	14.5	
t _{PLH}	SRCLK	0			6.6 ⁽¹⁾	13 ⁽¹⁾	1	15	1	16	
t _{PHL}	SRULK	Q _H ,			6.6 ⁽¹⁾	13 ⁽¹⁾	1	15	1	16	
t _{PHL}	SRCLR	Q _H ,	C _L = 15 pF		6.2 ⁽¹⁾	12.8 ⁽¹⁾	1	13.7	1	14.7	14.7 ns
t _{PZH}	OE	0.0			6 ⁽¹⁾	11.5 ⁽¹⁾	1	13.5	1	14.5	
t _{PZL}	0E	Q _A - Q _H			7.8 ⁽¹⁾	11.5 ⁽¹⁾	1	13.5	1	14.5	
t _{PHZ}	OE	Q _A Q _H			6.1 ⁽¹⁾	14.7 ⁽¹⁾	1	15.2	1	16.2	
t _{PLZ}	0E	$Q_A - Q_H$			6.3 ⁽¹⁾	14.7 ⁽¹⁾	1	15.2	1	16.2	
t _{PLH}	RCLK	Q _A Q _H			7.9	15.4	1	17	1	19	
t _{PHL}	KOLK	$Q_A - Q_H$			7.9	15.4	1	17	1	19	
t _{PLH}	SRCLK	Q _H ,			9.2	16.5	1	18.5	1	20.5	
t _{PHL}	SILVER	α _H ,			9.2	16.5	1	18.5	1	20.5	
t _{PHL}	SRCLR	Q _H '	C _L = 50 pF		9	16.3	1	17.2	1	19.2	- 1
t _{PZH}	OE	00.			7.8	15	1	17	1	19	
t _{PZL}		Q _A - Q _H			9.6	15	1	17	1	19	
t _{PHZ}	OE	Q _A Q _H			8.1	15.7	1	16.2	1	18.2	
t _{PLZ}	0L	≪A [−] ≪H			9.3	15.7	1	16.2	1	18.2	

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

 t_{PZL}

()	(1)	On products compliant to MIL-PRF-38535, this parameter is not production tested.	
----	-----	--	--

7.12 Noise Characteristics

 V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C $^{(1)}$

	PARAMETER	SN7	UNIT		
	FARAMETER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.3		V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.2		V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		2.8		V
V _{IH(D)}	High-level dynamic input voltage	2.31			V
V _{IL(D)}	Low-level dynamic input voltage			0.99	V

(1) Characteristics are for surface-mount packages only.

7.13 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST C	ONDITIONS	V _{cc}	TYP	UNIT	
~	Dower dissinction consultance	C _L = 50 pF,	f 10 MU	3.3 V	111		
Cp	d Power dissipation capacitance		f = 10 MHz	5 V	114	pF	

PARAMETER

f_{max}

t_{PLH}

t_{PHL}

t_{PLH}

t_{PHL}

t_{PHL}

t_{PZH}

t_{PHZ}

t_{PLZ}

t_{PLH}

t_{PHL}

t_{PLH}

t_{PHL}

t_{PHL}

 t_{PZH}

t_{PZL}

 t_{PHZ}

t_{PLZ}

SCLS414P - APRIL 1998-REVISED OCTOBER 2014

FROM

(INPUT)

RCLK

SRCLK

SRCLR

OE

OE

RCLK

SRCLK

SRCLR

OE

OE

7.11 Switching Characteristics, $V_{cc} = 5 V \pm 0.5 V$

TO (OUTPUT)

 $Q_A - Q_H$

Q_{H'}

Q_{H'}

 $Q_A - Q_H$

Q_A–Q_H

Q_A–Q_H

Q_H

 $\mathsf{Q}_{\mathsf{H}'}$

Q_A–Q_H

 $Q_A - Q_H$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 4)

LOAD

CAPACITANCE

 $C_{L} = 15 \text{ pF}$

 $C_L = 50 \text{ pF}$

 $C_{L} = 15 \text{ pF}$

 $C_L = 50 \text{ pF}$

 $T_A = 25^{\circ}C$

TYP

170⁽¹⁾

140

4.3⁽¹⁾

4.3⁽¹⁾

4.5⁽¹⁾

4.5⁽¹⁾

4.5⁽¹⁾

4.3⁽¹⁾

5.4⁽¹⁾

2.4⁽¹⁾

2.7⁽¹⁾

5.6

5.6

6.4

6.4

6.4

5.7

6.8 3.5

3.4

MAX

7.4⁽¹⁾

7.4⁽¹⁾

8.2(1)

8.2⁽¹⁾

8(1)

8.6⁽¹⁾

8.6⁽¹⁾

6⁽¹⁾

9.4

9.4

10.2

10.2

10

10.6

10.6

10.3

10.3

5.1⁽¹⁾

MIN

120

135⁽¹⁾

-40°C to 85°C SN74LV595A

MAX

8.5

8.5

9.4

9.4

9.1

10

10

7.1

7.2

10.5

10.5

11.4

11.4

11.1

12

12

11

11

MIN

115

95

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

NSTRUMENTS

ÈXAS

-40°C to 125°C SN74LV595A

MIN

115

95

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1



UNIT

MHz

ns

ns

MAX

9.5

9.5

10.4

10.4

10.1

11

11

7.1

7.2

12.5

12.5

13.4

13.4

13.1

14


14

13

13



7.14 Typical Characteristics




SN74LV595A SCLS414P – APRIL 1998–REVISED OCTOBER 2014



www.ti.com

8 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z₀ = 50 Ω , t_r \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- $\mathsf{E}. \quad t_{\mathsf{PLZ}} \text{ and } t_{\mathsf{PHZ}} \text{ are the same as } t_{\mathsf{dis}}.$
- $\label{eq:F.transform} F. \quad t_{PZL} \text{ and } t_{PZH} \text{ are the same as } t_{en}.$
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms



9 Detailed Description

9.1 Overview

The SN74LV595A device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. <u>Separate</u> clocks are provided for the shift and storage registers. The shift register has a direct overriding clear (SRCLR) input, serial (SER) input, and serial outputs for cascading. When the output-enable (OE) input is high, the outputs are in the high-impedance state. Both the shift register clock (SRCLK) and storage register clock (RCLK) are positive-edge triggered. If both clocks are connected together, the shift register always is one clock pulse ahead of the storage register.

9.2 Functional Block Diagram




Figure 5. Logic Diagram (Positive Logic)

SN74LV595A SCLS414P – APRIL 1998–REVISED OCTOBER 2014 TEXAS INSTRUMENTS

www.ti.com

9.3 Feature Description

- Inputs are 5-V tolerant allowing for voltage translation down to V_{CC}
- Slow edges for reduced noise
- Low power
- I_{off} circuitry allows voltages on the inputs and outputs when $V_{CC} = 0 V$

9.4 Device Functional Modes

		INPUTS			FUNCTION
SER	SRCLK	SRCLR	RCLK	OE	FUNCTION
Х	Х	Х	Х	Н	Outputs $Q_A - Q_H$ are disabled.
Х	Х	Х	Х	L	Outputs $Q_A - Q_H$ are enabled.
Х	Х	L	Х	Х	Shift register is cleared.
L	¢	Н	Х	х	First stage of the shift register goes low. Other stages store the data of previous stage, respectively.
н	¢	Н	Х	Х	First stage of the shift register goes high. Other stages store the data of previous stage, respectively.
х	Х	Х	↑	Х	Shift-register data is stored in the storage register.

Table 1. Function Table



10 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The SN74LV595A is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs are 5-V tolerant allowing for down translation to V_{CC} .

10.2 Typical Application



10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
 - For rise time and fall time specifications, see $\Delta t/\Delta V$ in the *Recommended Operating Conditions* table.
 - For specified high and low levels, see V_{IH} and V_{IL} in the *Recommended Operating Conditions* table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC} .
- 2. Recommend Output Conditions:
 - Load currents should not exceed 35 mA per output and 70 mA total for the part.
 - Outputs should not be pulled above V_{CC}.


SCLS414P - APRIL 1998-REVISED OCTOBER 2014

Texas Instruments

www.ti.com

Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1 μ F capacitor is recommended. If there are multiple V_{CC} terminals then 0.01 μ F or 0.022 μ F capacitors are recommended for each power terminal. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1 μ F and 1.0 μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for the best results.

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

12.2 Layout Example



Figure 7. Layout Diagram



13 Device and Documentation Support

13.1 Trademarks

All trademarks are the property of their respective owners.

13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



16-Oct-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LV595AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV595A	Samples
SN74LV595ADG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV595A	Samples
SN74LV595ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	LV595A	Samples
SN74LV595ADRG3	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LV595A	Samples
SN74LV595ADRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV595A	Samples
SN74LV595ANSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV595A	Samples
SN74LV595APWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	LV595A	Samples
SN74LV595APWRG3	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LV595A	Samples
SN74LV595APWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV595A	Samples
SN74LV595APWT	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV595A	Samples
SN74LV595ARGYR	ACTIVE	VQFN	RGY	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV595A	Samples
SN74LV595ARGYRG4	ACTIVE	VQFN	RGY	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV595A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.



PACKAGE OPTION ADDENDUM

16-Oct-2014

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV595A :

- Automotive: SN74LV595A-Q1
- Enhanced Product: SN74LV595A-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	_ 0	Package		SPQ	Reel	Reel	A0	B0	K0	P1	W	Pin1
	Туре	Drawing			Diameter (mm)	Width W1 (mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
SN74LV595ADR	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV595ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV595ADRG3	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV595ADRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV595ANSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV595APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV595APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV595APWRG3	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV595APWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV595APWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV595ARGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

29-Apr-2014



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV595ADR	SOIC	D	16	2500	364.0	364.0	27.0
SN74LV595ADR	SOIC	D	16	2500	333.2	345.9	28.6
SN74LV595ADRG3	SOIC	D	16	2500	364.0	364.0	27.0
SN74LV595ADRG4	SOIC	D	16	2500	333.2	345.9	28.6
SN74LV595ANSR	SO	NS	16	2000	367.0	367.0	38.0
SN74LV595APWR	TSSOP	PW	16	2000	364.0	364.0	27.0
SN74LV595APWR	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74LV595APWRG3	TSSOP	PW	16	2000	364.0	364.0	27.0
SN74LV595APWRG4	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74LV595APWT	TSSOP	PW	16	250	367.0	367.0	35.0
SN74LV595ARGYR	VQFN	RGY	16	3000	367.0	367.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. β . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA



D. The package thermal pad must be soldered to the board for thermal and mechanical performance.

- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- earrow Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
- The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.

D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.

- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated