



SLVS514L-JUNE 2010-REVISED JUNE 2011

www.ti.com

# **CURRENT-LIMITED, POWER-DISTRIBUTION SWITCHES**

Check for Samples: TPS2041B, TPS2042B, TPS2043B, TPS2044B, TPS2051B, TPS2052B, TPS2053B, TPS2054B

**APPLICATIONS** 

**Heavy Capacitive Loads** 

**Short-Circuit Protections** 

## FEATURES

- **70-m**Ω High-Side MOSFET
- **500-mA Continuous Current**
- **Thermal and Short-Circuit Protection**
- Accurate Current Limit (0.75 A min, 1.25 A max)
- Operating Range: 2.7 V to 5.5 V
- 0.6-ms Typical Rise Time
- Undervoltage Lockout
- Deglitched Fault Report (OC)
- No OC Glitch During Power Up
- Maximum Standby Supply Current: 1-µA (Single, Dual) or 2-µA (Triple, Quad)
- Ambient Temperature Range: -40°C to 85°C
- UL Recognized, File Number E169910
- Additional UL Recognition for TPS2042B and **TPS2052B for Ganged Configuration**

TPS2041B/TPS2051B DBV PACKAGE (TOP VIEW)		TPS2041B/TPS2051B D AND DGN PACKAGES (TOP VIEW)			TPS2042B/TPS2052B D AND DGN PACKAGES (TOP VIEW)						
OUT GND OC		5	) IN ) EN <sup>†</sup>	GND [ IN [ IN [ EN <sup>†</sup> [	0 1 2 3 4	8 7 6 5	OUT OUT OUT OC	GND IN <u>EN1</u> † <u>EN2</u> †	0 1 2 3 4	8 7 6 5	0C1 0UT1 0UT2 0C2
TP: D	52042B/ RB PACI (TOP V	TPS205 KAGES 'IEW)	2B	GND	043E PA (TOP 1	S/TPS20 CKAGE VIEW)	053B	GND	2044E D PA( (TOP	S/TPS2 CKAGE VIEW)	054B
GND	Ð		OC1		3	14	OUT2		3	14	
IN	2	Œ	OUT1	EN2T C	4	13	OC2	EN2 <sup>†</sup>	4	13	OC2
EN1 <sup>†</sup>	Ð	G	OUT2	GND	5	12	0C3	GND	5	12	0C3
EN2 <sup>†</sup>	Ð	<u>(</u>	OC2	IN2	6	11	OUT3	IN2	6	11	OUT3
			I	EN3†	7	10	NC	EN3 <sup>†</sup>	7	10	OUT4
				NC	8	9	NC	EN4 <sup>†</sup>	8	9	OC4

All enable inputs are active high for the TPS205xB series. NC - No connect

## DESCRIPTION

The TPS204xB/TPS205xB power-distribution switches are intended for applications where heavy capacitive loads and short circuits are likely to be encountered. These devices incorporates 70-mQ N-channel MOSFET power switches for power-distribution systems that require multiple power switches in a single package. Each switch is controlled by a logic enable input. Gate drive is provided by an internal charge pump designed to control the power-switch rise times and fall times to minimize current surges during switching. The charge pump requires no external components and allows operation from supplies as low as 2.7 V.

When the output load exceeds the current-limit threshold or a short is present, the device limits the output current to a safe level by switching into a constant-current mode, pulling the overcurrent (OCx) logic output low. When continuous heavy overloads and short-circuits increase the power dissipation in the switch, causing the junction temperature to rise, a thermal protection circuit shuts off the switch to prevent damage. Recovery from a thermal shutdown is automatic once the device has cooled sufficiently. Internal circuitry ensures that the switch remains off until valid input voltage is present. This power-distribution switch is designed to set current limit at 1 A typically.

GENERAL SWITCH CATALOG										
33 mΩ, Single	80 mΩ, Single	80 mΩ, Dual	80 mΩ, Dual	80 m $\Omega$ , Triple 80 m $\Omega$ , Quad		80 mΩ, Quad				
TPS201xA 0.2 A to 2 A TPS202x 0.2 A to 2 A TPS203x 0.2 A to 2 A	TPS2014 600 mA TPS2015 1A TPS2041B 500 mA TPS2041B 500 mA TPS2045A 250 mA TPS2049 100 mA TPS2049 100 mA TPS2055 250 mA TPS2055 1A TPS2068 1.5 A TPS2069 1.5 A	TPS2042B 500 mA TPS2052B 500 mA TPS2054B 250 mA TPS2056 250 mA TPS2056 1A TPS2060 1.5 A TPS2060 1.5 A TPS2064 1.5 A	TPS2080 500 mA TPS2081 500 mA TPS2082 500 mA TPS2090 250 mA TPS2091 250 mA TPS2092 250 mA	TPS2043B 500 mA TPS2053B 500 mA TPS2053B 500 mA TPS2047B 250 mA TPS2063 1A TPS2067 1A	TPS2044B 500 mA TPS2054B 500 mA TPS2054B 500 mA TPS2058 250 mA	TPS2085 500 mA TPS2085 500 mA TPS2086 500 mA TPS2087 500 mA TPS2096 250 mA TPS2097 250 mA				

See TI Switch Portfolio at http://www.ti.com/usbpower

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.

ΑA)

SLVS514L-JUNE 2010-REVISED JUNE 2011



www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

TA			TYPICAL		PACKAGED DEVICES					
	ENABLE	RECOMMENDED MAXIMUM CONTINUOUS LOAD CURRENT	SHORT- CIRCUIT CURRENT LIMIT AT 25°C	NUMBER OF SWITCHES	MSOP (DGN)	SOIC (D)	SOT-23 (DBV)	SON (DRB)		
	Active low		1 A	Single	TPS2041BDGN	TPS2041BD	TPS2041BDBV			
	Active high			Single	TPS2051BDGN	TPS2051BD	TPS2051BDBV			
	Active low			Dual	TPS2042BDGN	TPS2042BD		TPS2042BDRB		
-40°C to	Active high			Dual	TPS2052BDGN	TPS2052BD		TPS2052BDRB		
85°C	Active low	0.5 A		Triple		TPS2043BD				
	Active high			Triple		TPS2053BD				
	Active low			Quad		TPS2044BD				
	Active high			Quad		TPS2054BD				

#### **DEVICE INFORMATION<sup>(1)</sup>**

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

		UNIT	
Input voltage range, $V_{I(IN)}$ , $V_{I(INx)}$ <sup>(2)</sup>	-0.3 V to 6 V		
Output voltage range, $V_{O(OUT)}$ , $V_{O(OUTx)}$ <sup>(2)</sup>	-0.3 V to 6 V		
Input voltage range, $V_{I(\overline{EN})}$ , $V_{I(\overline{ENx})}$ , $V_{I(EN)}$ , $V_{I(EN)}$ , $V_{I(EN)}$	-0.3 V to 6 V		
Voltage range, V <sub>I(/OC)</sub> , V <sub>I(OCx)</sub>	-0.3 V to 6 V		
Continuous output current, I <sub>O(OUT)</sub> , I <sub>O(OUTx)</sub>	Internally limited		
Continuous total power dissipation	See Dissipation Rating Table		
Operating virtual junction temperature range	, TJ	-40°C to 125°C	
Storage temperature range, T <sub>stg</sub>		-65°C to 150°C	
Electroptotic discharge (ESD) protection	Human body model (HBM)	2 kV	
Electrostatic discharge (ESD) protection	Charge device model (CDM)	500 V	

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to GND.

## **DISSIPATING RATING TABLE**

PACKAGE	THERMAL RESISTANCE, $\theta_{JA}$	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
DGN-8		1712.3 mW	17.123 mW/°C	941.78 mW	684.93 mW
D-8		585.82 mW	5.8582 mW/°C	322.20 mW	234.32 mW
D-16		898.47 mW	8.9847 mW/°C	494.15 mW	359.38 mW
DBV-5		285 mW	2.85 mW/°C	155 mW	114 mW
DRB-8 (Low-K) <sup>(1)</sup>	270 °CW	370 mW	3.71 mW/°C	203 mW	148 mW
DRB-8 (High-K) <sup>(2)</sup>	60 °CW	1600 mW	16.67 mW/°C	916 mW	866 mW

(1) Soldered PowerPAD on a standard 2-layer PCB without vias for thermal pad. See TI application note SLMA002 for further details.

(2) Soldered PowerPAD on a standard 4-layer PCB with vias for thermal pad. See TI application note SLMA002 for further details.



#### **RECOMMENDED OPERATING CONDITIONS**

	MIN	MAX	UNIT
Input voltage, V <sub>I(IN)</sub> , V <sub>I(INx)</sub>	2.7	5.5	V
Input voltage, V <sub>I(EN)</sub> , V <sub>I(ENx)</sub> , V <sub>I(EN)</sub> , V <sub>I(ENx)</sub>	0	5.5	V
Continuous output current, I <sub>O(OUT)</sub> , I <sub>O(OUTx)</sub>	0	500	mA
Operating virtual junction temperature, T <sub>J</sub>	-40	125	°C

## **ELECTRICAL CHARACTERISTICS**

over recommended operating junction temperature range,  $V_{I(IN)} = 5.5 \text{ V}$ ,  $I_O = 0.5 \text{ A}$ ,  $V_{I(/ENx)} = 0 \text{ V}$  (unless otherwise noted)

PARAMETER			MIN	TYP	MAX	UNIT		
POWE	R SWITCH							
	Static drain-source on-state	$V_{\rm Max} = 5 V \text{ or } 3 3 V L_{\rm c}$	- 0 5 A	D and DGN packages		70	135	
resistance, 5-V operation and 3.3-V operation		$-40^{\circ}C \le T_{J} \le 125^{\circ}C$	$v_{I(IN)} = 5 \text{ V of } 3.3 \text{ V}, I_0 = 0.5 \text{ A},$ -40°C ≤ T <sub>J</sub> ≤ 125°C			95	140	mΩ
r <sub>DS(on)</sub>	Static drain-source on-state resistance, 2.7-V operation	$V_{I(IN)} = 2.7 \text{ V}, I_{O} = 0.5$ -40°C ≤ T <sub>J</sub> ≤ 125°C	Α,	D and DGN packages		75	150	mΩ
	Static drain-source on-state resistance, 5-V operation	$V_{I(IN)} = 5 V$ , $I_O = 1.0 A$ connected, $0^{\circ}C \le T_J \le$	, OUT1 and OUT2 70°C	DGN package, TPS2042B/52B			49	mΩ
		V <sub>I(IN)</sub> = 5.5 V				0.6	1.5	
t <sub>r</sub>	Rise time, output	V <sub>I(IN)</sub> = 2.7 V	C <sub>1</sub> = 1 μF,	T 05%0		0.4	1	
		V <sub>I(IN)</sub> = 5.5 V	$R_L = 10 \Omega$	$I_{\rm J} = 25^{\circ}{\rm C}$	0.05		0.5	ms
τ <sub>f</sub>	Fail time, output	V <sub>I(IN)</sub> = 2.7 V			0.05		0.5	
ENAB	LE INPUT EN AND ENX							
VIH	High-level input voltage	$2.7 \text{ V} \leq \text{V}_{I(IN)} \leq 5.5 \text{ V}$	$2.7 \text{ V} \le \text{V}_{1(IN)} \le 5.5 \text{ V}$					V
VIL	Low-level input voltage	$2.7 \text{ V} \le \text{V}_{I(\text{IN})} \le 5.5 \text{ V}$					0.8	v
I <sub>I</sub>	Input current	$V_{I(\overline{ENx})} = 0 \text{ V or } 5.5 \text{ V}$					0.5	μA
t <sub>on</sub>	Turnon time	$C_{L} = 100 \ \mu F, R_{L} = 10 \ \Omega$					3	
t <sub>off</sub>	Turnoff time	$C_{L} = 100 \ \mu F, R_{L} = 10 \ \Omega$					10	ms
CURR	ENT LIMIT							
		$V_{I(IN)} = 5 V, OUT conn$	ected to GND,	$T_J = 25^{\circ}C$	0.75	1	1.25	
		device enabled into short-circuit		$-40^{\circ}C \le T_{J} \le 125^{\circ}C$	0.7	1	1.3	
I <sub>OS</sub>	Short-circuit output current	$V_{I(IN)}$ = 5 V, OUT1 and OUT2 connected to GND, device enabled into short-circuit, measure at IN		0°C ≤ T <sub>J</sub> ≤ 70°C TPS2042B/52B	1.5			A
	Overeversent trip threehold		TPS2041B/51B		I <sub>OS</sub>	1.5	1.9	~
OC	Overcurrent trip threshold	$v_{IN} = 5 v, 100 A/S$	TPS2042B/52B		I <sub>OS</sub>	1.55	2.0	A
SUPPL	Y CURRENT (TPS2041B, TF	°S2051B)						
Supply	ourront low lovel output	No load on OUT, VI(EN	<u>∣x)</u> = 5.5 V,	$T_J = 25^{\circ}C$		0.5	1	
Supply current, low-level output		or $V_{I(ENx)} = 0 V$		$-40^{\circ\circ}C \le T_J \le 125^{\circ}C$		0.5	5	μΑ
		No load on OUT, VI(EN	$\overline{ \mathbf{x}\rangle} = 0 \text{ V},$	$T_J = 25^{\circ}C$		43	60	
Supply	current, nign-ievel output	or $V_{I(ENx)} = 5.5 \text{ V}$		$-40^{\circ}C \le T_{J} \le 125^{\circ}C$		43	70	μΑ
Leakaç	ge current	OUT connected to gro or $V_{I(ENx)} = 0 V$	und, $V_{I(\overline{ENx})} = 5.5 V$ ,	-40°C ≤ T <sub>J</sub> ≤ 125°C		1		μA
Reverse leakage current		$V_{I(OUTx)} = 5.5 \text{ V}, \text{ IN} = \text{ground}$		$T_J = 25^{\circ}C$		0		μA

(1) Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

SLVS514L-JUNE 2010-REVISED JUNE 2011



www.ti.com

# **ELECTRICAL CHARACTERISTICS (continued)**

over recommended operating junction temperature range	$V_{I(IN)} = 5.5 \text{ V}, I_O = 0.5 \text{ A}, V_{I(/ENx)} =$	= 0 V (unless otherwise noted)
---	---	--------------------------------

PARAMETER	TEST CONDITIONS	ΜΙΝ ΤΥ	ΡI	MAX	UNIT			
SUPPLY CURRENT (TPS2042B, TPS2052B)								
Supply surrent, low lovel subjut		$T_J = 25^{\circ}C$	0	.5	1			
Supply current, low-level output	No load on OOT, $v_{I(ENx)} = 5.5 v$	-40°C ≤ T <sub>J</sub> ≤ 125°C	0	0.5 5		μΑ		
Complex comparts bigh lavel costant		$T_J = 25^{\circ}C$	Ę	50	70			
Supply current, nign-level output	No load on OUT, $v_{I(\overline{ENx})} = 0$ v	$-40^{\circ}C \le T_{J} \le 125^{\circ}C$	Ę	50	90	μA		
Leakage current	OUT connected to ground, $V_{I(\overline{ENx})} = 5.5 \text{ V}$	-40°C ≤ T <sub>J</sub> ≤ 125°C		1		μA		
Reverse leakage current	$V_{I(OUTx)} = 5.5 V$ , IN = ground	$T_J = 25^{\circ}C$	0	.2		μA		
SUPPLY CURRENT (TPS2043B, TI	S2053B)				·			
Supply surrent, low lovel subjut		$T_J = 25^{\circ}C$	0	.5	2			
Supply current, low-level output	No load on OOT, $v_{I(ENx)} = 0$ v	$-40^{\circ}C \le T_{J} \le 125^{\circ}C$	0	.5	10	μA		
Supply autrant, high lavel output		$T_J = 25^{\circ}C$	6	65	90			
Supply current, high-level output	No load of OOT, $v_{I(ENx)} = 5.5 v$	$-40^{\circ}C \le T_{J} \le 125^{\circ}C$	6	65	110	μΑ		
Leakage current	OUT connected to ground, $V_{I(ENx)} = 0 V$	-40°C≤ T <sub>J</sub> ≤ 125°C		1		μA		
Reverse leakage current	$V_{I(OUTx)} = 5.5 V$ , INx = ground	$T_J = 25^{\circ}C$	0	.2		μA		
SUPPLY CURRENT (TPS2044B, TI	PS2054B)							
Supply autrent, law layel autruit	No load on OUT, $V_{I(\overline{ENx})} = 5.5 \text{ V}$ ,	$T_J = 25^{\circ}C$	0	.5	2			
Supply current, low-level output	or $V_{I(ENx)} = 0 V$	$-40^{\circ}C \le T_{J} \le 125^{\circ}C$	0	.5	10	μΑ		
Supply surrent, high lovel subput	No load on OUT, $V_{I(\overline{ENx})} = 0 V$ ,	$T_J = 25^{\circ}C$	7	75	110			
Supply current, high-level output	or $V_{I(ENx)} = 5.5 V$	$-40^{\circ}C \le T_{J} \le 125^{\circ}C$	7	<b>′</b> 5	140	μΑ		
Leakage current	OUT connected to ground, $V_{I(\overline{ENx})} = 5.5 \text{ V}$ , or $V_{I(ENx)} = 0 \text{ V}$	-40°C≤ T <sub>J</sub> ≤ 125°C		1		μA		
Reverse leakage current	$V_{I(OUTx)} = 5.5 V$ , INx = ground	$T_J = 25^{\circ}C$	0	.2		μA		
UNDERVOLTAGE LOCKOUT					·			
Low-level input voltage, IN, INx			2		2.5	V		
Hysteresis, IN, INx	$T_J = 25^{\circ}C$		1	75		mV		
OVERCURRENT $\overline{OC}$ and $\overline{OCx}$								
Output low voltage, V <sub>OL(/OCx)</sub>	$I_{O(\overline{OCx})} = 5 \text{ mA}$				0.4	V		
Off-state current	$V_{O(\overline{OCx})} = 5 \text{ V or } 3.3 \text{ V}$					μA		
OC deglitch	OCx assertion or deassertion 4 8 15							
THERMAL SHUTDOWN <sup>(2)</sup>								
Thermal shutdown threshold			135			°C		
Recovery from thermal shutdown			125			°C		
Hysteresis		10						

(2) The thermal shutdown only reacts under overcurrent conditions.

SLVS514L-JUNE 2010-REVISED JUNE 2011

#### **DEVICE INFORMATION**

#### Terminal Functions (TPS2041B and TPS2051B)

		TERMINAL	-			
D AND DGN PACKAGE DBV PACKAGE			I/O	DESCRIPTION		
NAME	TPS2041B	TPS2051B	TPS2041B	TPS2051B		
EN	4	_	4	_	Ι	Enable input, logic low turns on power switch
EN	_	4	_	4	Ι	Enable input, logic high turns on power switch
GND	1	1	2	2		Ground
IN	2, 3	2, 3	5	5	Ι	Input voltage
OC	5	5	3	3	0	Overcurrent open-drain output, active-low
OUT	6, 7, 8	6, 7, 8	1	1	0	Power-switch output

#### Figure 1. Functional Block Diagram (TPS2041B and TPS2051B)



Note A: Current sense

Note B: Active low (EN) for TPS2041B; Active high (EN) for TPS2051B

SLVS514L-JUNE 2010-REVISED JUNE 2011



www.ti.com

#### Terminal Functions (TPS2042B and TPS2052B)

TERMINAL							
D, DGN, and DRB PACKAGES			I/O	DESCRIPTION			
NAME	TPS2042B	TPS2052B					
EN1	3	-	I	Enable input, logic low turns on power switch IN-OUT1			
EN2	4	-	I	Enable input, logic low turns on power switch IN-OUT2			
EN1	-	3	I	Enable input, logic high turns on power switch IN-OUT1			
EN2	-	4	I	Enable input, logic high turns on power switch IN-OUT2			
GND	1	1		Ground			
IN	2	2	I	Input voltage			
OC1	8	8	0	Overcurrent, open-drain output, active low, IN-OUT1			
OC2	5	5	0	Overcurrent, open-drain output, active low, IN-OUT2			
OUT1	7	7	0	Power-switch output, IN-OUT1			
OUT2	6	6	0	Power-switch output, IN-OUT2			
PowerPAD™	-	-		Internally connected to GND; used to heat-sink the part to the circuit board traces. Should be connected to GND pin.			

#### Functional Block Diagram (TPS2042B and TPS2052B)



Note A: Current sense

Note B: Active low (ENx) for TPS2042B; Active high (ENx) for TPS2052B

www.ti.com

Texas Instruments

#### SLVS514L-JUNE 2010-REVISED JUNE 2011

TERMINAL		1/0	DESCRIPTION			
NAME	TPS2043B	TPS2053B	10	DESCRIPTION		
EN1	3		I	Enable input, logic low turns on power switch IN1-OUT1		
EN2	4		I	Enable input, logic low turns on power switch IN1-OUT2		
EN3	7		I	Enable input, logic low turns on power switch IN2-OUT3		
EN1		3	I	Enable input, logic high turns on power switch IN1-OUT1		
EN2		4	I	Enable input, logic high turns on power switch IN1-OUT2		
EN3		7	I	Enable input, logic high turns on power switch IN2-OUT3		
GND	1, 5	1, 5		Ground		
IN1	2	2	I	Input voltage for OUT1 and OUT2		
IN2	6	6	I	Input voltage for OUT3		
NC	8, 9, 10	8, 9, 10		No connection		
OC1	16	16	0	Overcurrent, open-drain output, active low, IN1-OUT1		
OC2	13	13	0	Overcurrent, open-drain output, active low, IN1-OUT2		
OC3	12	12	0	Overcurrent, open-drain output, active low, IN2-OUT3		
OUT1	15	15	0	Power-switch output, IN1-OUT1		
OUT2	14	14	0	Power-switch output, IN1-OUT2		
OUT3	11	11	0	Power-switch output, IN2-OUT3		

SLVS514L-JUNE 2010-REVISED JUNE 2011



Thermal

Sense



Note A: Current sense

GND

Ī



www.ti.com

Note B: Active low (ENx) for TPS2043B; Active high (ENx) for TPS2053B

www.ti.com

Texas Instruments

#### SLVS514L-JUNE 2010-REVISED JUNE 2011

		1/0	DESCRIPTION					
NAME	TPS2044B	TPS2054B	10	DESCRIPTION				
EN1	3	-	Ι	Enable input, logic low turns on power switch IN1-OUT1				
EN2	4	-	Ι	Enable input, logic low turns on power switch IN1-OUT2				
EN3	7	-	Ι	Enable input, logic low turns on power switch IN2-OUT3				
EN4	8	-	I	Enable input, logic low turns on power switch IN2-OUT4				
EN1	-	3	Ι	Enable input, logic high turns on power switch IN1-OUT1				
EN2	-	4	Ι	Enable input, logic high turns on power switch IN1-OUT2				
EN3	-	7	Ι	Enable input, logic high turns on power switch IN2-OUT3				
EN4	-	8	Ι	Enable input, logic high turns on power switch IN2-OUT4				
GND	1, 5	1, 5		Ground				
IN1	2	2	Ι	Input voltage for OUT1 and OUT2				
IN2	6	6	Ι	Input voltage for OUT3 and OUT4				
OC1	16	16	0	Overcurrent, open-drain output, active low, IN1-OUT1				
OC2	13	13	0	Overcurrent, open-drain output, active low, IN1-OUT2				
OC3	12	12	0	Overcurrent, open-drain output, active low, IN2-OUT3				
OC4	9	9	0	Overcurrent, open-drain output, active low, IN2-OUT4				
OUT1	15	15	0	Power-switch output, IN1-OUT1				
OUT2	14	14	0	Power-switch output, IN1-OUT2				
OUT3	11	11	0	Power-switch output, IN2-OUT3				
OUT4	10	10	0	Power-switch output, IN2-OUT4				

SLVS514L-JUNE 2010-REVISED JUNE 2011



Sense





ļ

GND



www.ti.com



# TPS2041B, TPS2042B TPS2043B, TPS2044B, TPS2051B TPS2052B, TPS2053B, TPS2054B

SLVS514L-JUNE 2010-REVISED JUNE 2011

#### PARAMETER MEASUREMENT INFORMATION



Figure 5. Turnon Delay and Rise Time With 1-µF Load

Figure 6. Turnoff Delay and Fall Time With 1- $\mu\text{F}$  Load

SLVS514L-JUNE 2010-REVISED JUNE 2011



R<sub>L</sub> = 10 Ω,

 $C_{L} = 100 \ \mu F$ T<sub>A</sub> = 25°C

www.ti.com

VI(EN)

VI(EN)

5 V/dív

V<sub>O(OUT)</sub> 2 V/div









Figure 8. Turnoff Delay and Fall Time With 100-µF Load

t - Time - 500 µs/div



Figure 10. Inrush Current With Different Load Capacitance





# TPS2041B, TPS2042B TPS2043B, TPS2044B, TPS2051B TPS2052B, TPS2053B, TPS2054B

SLVS514L-JUNE 2010-REVISED JUNE 2011









www.ti.com

SLVS514L-JUNE 2010-REVISED JUNE 2011



Figure 18.



# TPS2041B, TPS2042B TPS2043B, TPS2044B, TPS2051B TPS2052B, TPS2053B, TPS2054B

SLVS514L-JUNE 2010-REVISED JUNE 2011



## TPS2041B, TPS2042B TPS2043B, TPS2044B, TPS2051B TPS2052B, TPS2053B, TPS2054B SLVS514L – JUNE 2010–REVISED JUNE 2011



www.ti.com





# TPS2041B, TPS2042B TPS2043B, TPS2044B, TPS2051B TPS2052B, TPS2053B, TPS2054B

SLVS514L-JUNE 2010-REVISED JUNE 2011



SLVS514L-JUNE 2010-REVISED JUNE 2011



www.ti.com

## **APPLICATION INFORMATION**

#### **POWER-SUPPLY CONSIDERATIONS**



Figure 31. Typical Application (Example, TPS2042B)

A  $0.01-\mu$ F to  $0.1-\mu$ F ceramic bypass capacitor between IN and GND, close to the device, is recommended. Placing a high-value electrolytic capacitor on the output pin(s) is recommended when the output load is heavy. This precaution reduces power-supply transients that may cause ringing on the input. Additionally, bypassing the output with a  $0.01-\mu$ F to  $0.1-\mu$ F ceramic capacitor improves the immunity of the device to short-circuit transients.

## OVERCURRENT

A sense FET is employed to check for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before  $V_{I(IN)}$  has been applied (see Figure 17 through Figure 20). The TPS204xB/TPS205xB senses the short and immediately switches into a constant-current output.

In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload occurs, high currents may flow for a short period of time before the current-limit circuit can react. After the current-limit circuit has tripped (reached the overcurrent trip threshold), the device switches into constant-current mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is exceeded (see Figure 21 through Figure 24). The TPS204xB/TPS205xB is capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its constant-current mode.

# OC RESPONSE

The OCx open-drain output is asserted (active low) when an overcurrent or overtemperature shutdown condition is encountered after a 10-ms deglitch timeout. The output remains asserted until the overcurrent or overtemperature condition is removed. Connecting a heavy capacitive load to an enabled device can cause a momentary overcurrent condition; however, no false reporting on OCx occurs due to the 10-ms deglitch circuit. The TPS204xB/TPS205xB is designed to eliminate false overcurrent reporting. The internal overcurrent deglitch eliminates the need for external components to remove unwanted pulses. OCx is not deglitched when the switch is turned off due to an overtemperature shutdown.





Figure 32. Typical Circuit for the OC Pin (Example, TPS2042B)

#### POWER DISSIPATION AND JUNCTION TEMPERATURE

The low on-resistance on the N-channel MOSFET allows the small surface-mount packages to pass large currents. The thermal resistances of these packages are high compared to those of power packages; it is good design practice to check power dissipation and junction temperature. Begin by determining the  $r_{DS(on)}$  of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read  $r_{DS(on)}$  from Figure 25. Using this value, the power dissipation per switch can be calculated by:

 $\mathsf{P}_{\mathsf{D}} = \mathsf{r}_{\mathsf{DS}(\mathsf{on})} \times \mathsf{I}^2$ 

Multiply this number by the number of switches being used. This step renders the total power dissipation from the N-channel MOSFETs.

Finally, calculate the junction temperature:

 $T_{J} = P_{D} \times R_{\theta JA} + T_{A}$ 

Where:

 $T_A$  = Ambient temperature °C

 $R_{\theta JA}$  = Thermal resistance

 $P_D$  = Total power dissipation based on number of switches being used.

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally sufficient to get a reasonable answer.

#### THERMAL PROTECTION

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The TPS204xB/TPS205xB implements a thermal sensing to monitor the operating junction temperature of the power distribution switch. In an overcurrent or short-circuit condition, the junction temperature rises due to excessive power dissipation. Once the die temperature rises to approximately 140°C due to overcurrent conditions, the internal thermal sense circuitry turns the power switch off, thus preventing the power switch from damage. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 10°C, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed. The OCx open-drain output is asserted (active low) when an overtemperature shutdown or overcurrent occurs.

#### UNDERVOLTAGE LOCKOUT (UVLO)

An undervoltage lockout ensures that the power switch is in the off state at power up. Whenever the input voltage falls below approximately 2 V, the power switch is quickly turned off. This facilitates the design of hot-insertion systems where it is not possible to turn off the power switch before input power is removed. The UVLO also keeps the switch from being turned on until the power supply has reached at least 2 V, even if the switch is enabled. On reinsertion, the power switch is turned on, with a controlled rise time to reduce EMI and voltage overshoots.

SLVS514L-JUNE 2010-REVISED JUNE 2011

## UNIVERSAL SERIAL BUS (USB) APPLICATIONS

The universal serial bus (USB) interface is a 12-Mb/s, or 1.5-Mb/s, multiplexed serial bus designed for low-to-medium bandwidth PC peripherals (e.g., keyboards, printers, scanners, and mice). The four-wire USB interface is conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two lines are provided for 5-V power distribution.

USB data is a 3.3-V level signal, but power is distributed at 5 V to allow for voltage drops in cases where power is distributed through more than one hub across long cables. Each function must provide its own regulated 3.3 V from the 5-V input or its own internal power supply.

The USB specification defines the following five classes of devices, each differentiated by power-consumption requirements:

- Hosts/self-powered hubs (SPH)
- Bus-powered hubs (BPH)
- Low-power, bus-powered functions
- · High-power, bus-powered functions
- Self-powered functions

Self-powered and bus-powered hubs distribute data and power to downstream functions. The TPS204xB/TPS205xB can provide-power distribution solutions to many of these classes of devices.

#### HOST/SELF-POWERED AND BUS-POWERED HUBS

Hosts and self-powered hubs have a local power supply that powers the embedded functions and the downstream ports (see Figure 33 and Figure 34). This power supply must provide from 5.25 V to 4.75 V to the board side of the downstream connection under full-load and no-load conditions. Hosts and SPHs are required to have current-limit protection and must report overcurrent conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers, and stand-alone hubs.



Figure 33. Typical One-Port USB Host / Self-Powered Hub



www.ti.com



SLVS514L-JUNE 2010-REVISED JUNE 2011



Figure 34. Typical Four-Port USB Host / Self-Powered Hub

Bus-powered hubs obtain all power from upstream ports and often contain an embedded function. The hubs are required to power up with less than one unit load. The BPH usually has one embedded function, and power is always available to the controller of the hub. If the embedded function and hub require more than 100 mA on power up, the power to the embedded function may need to be kept off until enumeration is completed. This can be accomplished by removing power or by shutting off the clock to the embedded function. Power switching the embedded function is not necessary if the aggregate power draw for the function and controller is less than one unit load. The total current drawn by the bus-powered device is the sum of the current to the controller, the embedded function, and the downstream ports, and it is limited to 500 mA from an upstream port.

## LOW-POWER BUS-POWERED AND HIGH-POWER BUS-POWERED FUNCTIONS

Both low-power and high-power bus-powered functions obtain all power from upstream ports; low-power functions always draw less than 100 mA; high-power functions must draw less than 100 mA at power up and can draw up to 500 mA after enumeration. If the load of the function is more than the parallel combination of 44  $\Omega$  and 10  $\mu$ F at power up, the device must implement inrush current limiting (see Figure 35).

SLVS514L – JUNE 2010–REVISED JUNE 2011



www.ti.com



Figure 35. High-Power Bus-Powered Function (Example, TPS2042B)

## **USB POWER-DISTRIBUTION REQUIREMENTS**

USB can be implemented in several ways, and, regardless of the type of USB device being developed, several power-distribution features must be implemented.

- Hosts/self-powered hubs must:
  - Current-limit downstream ports
  - Report overcurrent conditions on USB V<sub>BUS</sub>
- Bus-powered hubs must:
  - Enable/disable power to downstream ports
  - Power up at <100 mA</li>
  - Limit inrush current (<44  $\Omega$  and 10  $\mu$ F)
- · Functions must:
  - Limit inrush currents
  - Power up at <100 mA</li>

The feature set of the TPS204xB/TPS205xB allows them to meet each of these requirements. The integrated current-limiting and overcurrent reporting is required by hosts and self-powered hubs. The logic-level enable and controlled rise times meet the need of both input and output ports on bus-powered hubs, as well as the input ports for bus-powered functions (see Figure 36 through Figure 39).



# TPS2041B, TPS2042B TPS2043B, TPS2044B, TPS2051B TPS2052B, TPS2053B, TPS2054B

SLVS514L-JUNE 2010-REVISED JUNE 2011



 $^{\dagger}$  USB rev 1.1 requires 120  $\mu F$  per hub.

Figure 36. Hybrid Self / Bus-Powered Hub Implementation, TPS2041B/TPS2051B

SLVS514L-JUNE 2010-REVISED JUNE 2011

www.ti.com



 $^{\dagger}$  USB rev 1.1 requires 120  $\mu F$  per hub.





# TPS2041B, TPS2042B TPS2043B, TPS2044B, TPS2051B TPS2052B, TPS2053B, TPS2054B

SLVS514L-JUNE 2010-REVISED JUNE 2011



 $^{\dagger}$  USB rev 1.1 requires 120  $\mu\text{F}$  per hub.



SLVS514L-JUNE 2010-REVISED JUNE 2011



 $^{\dagger}$  USB rev 1.1 requires 120  $\mu\text{F}$  per hub.

Figure 39. Hybrid Self / Bus-Powered Hub Implementation, TPS2044B/TPS2054B



#### **GENERIC HOT-PLUG APPLICATIONS**

In many applications it may be necessary to remove modules or pc boards while the main unit is still operating. These are considered hot-plug applications. Such implementations require the control of current surges seen by the main power supply and the card being inserted. The most effective way to control these surges is to limit and slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply normally turns on. Due to the controlled rise times and fall times of the TPS204xB/TPS205xB, these devices can be used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the TPS204xB/TPS205xB also ensures that the switch is off after the card has been removed, and that the switch is off during the next insertion. The UVLO feature insures a soft start with a controlled rise time for every insertion of the card or module.



Figure 40. Typical Hot-Plug Implementation (Example, TPS2042B)

By placing the TPS204xB/TPS205xB between the  $V_{CC}$  input and the rest of the circuitry, the input power reaches these devices first after insertion. The typical rise time of the switch is approximately 1 ms, providing a slow voltage ramp at the output of the device. This implementation controls system surge currents and provides a hot-plugging mechanism for any device.

## DETAILED DESCRIPTION

#### **Power Switch**

The power switch is an N-channel MOSFET with a low on-state resistance. Configured as a high-side switch, the power switch prevents current flow from OUT to IN and IN to OUT when disabled. The power switch supplies a minimum current of 500 mA.

#### Charge Pump

An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires little supply current.

#### Driver

The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall times of the output voltage.

## Enable (ENx)

The logic enable pin disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current. The supply current is reduced to less than 1  $\mu$ A or 2  $\mu$ A when a logic high is present on EN. A logic zero input on EN restores bias to the drive and control circuits and turns the switch on. The enable input is compatible with both TTL and CMOS logic levels.

SLVS514L-JUNE 2010-REVISED JUNE 2011



www.ti.com

#### Enable (ENx)

The logic enable disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current. The supply current is reduced to less than 1  $\mu$ A or 2  $\mu$ A when a logic low is present on ENx. A logic high input on ENx restores bias to the drive and control circuits and turns the switch on. The enable input is compatible with both TTL and CMOS logic levels.

## Overcurrent (OCx)

The OCx open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output remains asserted until the overcurrent or overtemperature condition is removed. A 10-ms deglitch circuit prevents the OCx signal from oscillation or false triggering. If an overtemperature shutdown occurs, the OCx is asserted instantaneously.

#### Current Sense

A sense FET monitors the current supplied to the load. The sense FET measures current more efficiently than conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver in turn reduces the gate voltage and drives the power FET into its saturation region, which switches the output into a constant-current mode and holds the current constant while varying the voltage on the load.

#### Thermal Sense

The TPS204xB/TPS205xB implements a thermal sensing to monitor the operating temperature of the power distribution switch. In an overcurrent or short-circuit condition, the junction temperature rises. When the die temperature rises to approximately 140°C due to overcurrent conditions, the internal thermal sense circuitry turns off the switch, thus preventing the device from damage. Hysteresis is built into the thermal sense, and after the device has cooled approximately 10 degrees, the switch turns back on. The switch continues to cycle off and on until the fault is removed. The open-drain false reporting output (OCx) is asserted (active low) when an overtemperature shutdown or overcurrent occurs.

#### **Undervoltage Lockout**

A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2 V, a control signal turns off the power switch.

#### **REVISION HISTORY**

1 2 3 5 Page 1 Page 1 1 1 2
1 2 3 5 Page 1 1 1 1 2
2 3 5 Page 1 Page 1 1 1 2
Page Page 1 Page 1 1 1 2
Page Page Page 1 Page 1 2
Page 1 Page 1 1 2
Page 1 1 2
Page 1 1 2
1 1 2
1 2
2
Page
1
4
Page
4
Page
1
2
2
3



www.ti.com



5-Feb-2014

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS2041BD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2041B	Samples
TPS2041BDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PLII	Samples
TPS2041BDBVRG4	ACTIVE	SOT-23	DBV	5	3000	TBD	Call TI	Call TI	-40 to 85	PLII	Samples
TPS2041BDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PLII	Samples
TPS2041BDBVTG4	ACTIVE	SOT-23	DBV	5	250	TBD	Call TI	Call TI	-40 to 85	PLII	Samples
TPS2041BDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2041B	Samples
TPS2041BDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	2041B	Samples
TPS2041BDGN-ASY	OBSOLETE	MSOP- PowerPAD	DGN	8		TBD	Call TI	Call TI			
TPS2041BDGNG4	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2041B	Samples
TPS2041BDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	2041B	Samples
TPS2041BDGNRG4	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2041B	Samples
TPS2041BDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2041B	Samples
TPS2041BDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2041B	Samples
TPS2042BD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2042B	Samples
TPS2042BDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2042B	Samples
TPS2042BDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2042B	Samples
TPS2042BDGNG4	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2042B	Samples



# PACKAGE OPTION ADDENDUM

5-Feb-2014

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS2042BDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2042B	Samples
TPS2042BDGNRG4	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2042B	Samples
TPS2042BDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2042B	Samples
TPS2042BDRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2042	Samples
TPS2042BDRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2042	Samples
TPS2042BDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2042B	Samples
TPS2043BD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2043B	Samples
TPS2043BDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2043B	Samples
TPS2043BDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2043B	Samples
TPS2043BDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2043B	Samples
TPS2044BD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2044B	Samples
TPS2044BDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2044B	Samples
TPS2044BDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2044B	Samples
TPS2044BDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2044B	Samples
TPS2051BD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2051B	Samples
TPS2051BDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PLJI	Samples
TPS2051BDBVRG4	ACTIVE	SOT-23	DBV	5	3000	TBD	Call TI	Call TI	-40 to 85	PLJI	Samples
TPS2051BDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PLJI	Samples



# PACKAGE OPTION ADDENDUM

5-Feb-2014

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS2051BDBVTG4	ACTIVE	SOT-23	DBV	5	250	TBD	Call TI	Call TI	-40 to 85	PLJI	Samples
TPS2051BDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2051B	Samples
TPS2051BDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	2051B	Samples
TPS2051BDGNG4	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2051B	Samples
TPS2051BDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	2051B	Samples
TPS2051BDGNRG4	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2051B	Samples
TPS2051BDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2051B	Samples
TPS2051BDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2051B	Samples
TPS2052BD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2052B	Samples
TPS2052BDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2052B	Samples
TPS2052BDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	2052B	Samples
TPS2052BDGNG4	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2052B	Samples
TPS2052BDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	2052B	Samples
TPS2052BDGNRG4	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2052B	Samples
TPS2052BDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2052B	Samples
TPS2052BDRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2052	Samples
TPS2052BDRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2052	Samples
TPS2052BDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2052B	Samples



5-Feb-2014

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS2053BD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2053B	Samples
TPS2053BDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2053B	Samples
TPS2053BDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2053B	Samples
TPS2053BDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2053B	Samples
TPS2054BD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2054B	Samples
TPS2054BDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2054B	Samples
TPS2054BDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2054B	Samples
TPS2054BDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2054B	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



# PACKAGE OPTION ADDENDUM

5-Feb-2014

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS2041B, TPS2042B, TPS2051B :

• Automotive: TPS2041B-Q1, TPS2042B-Q1, TPS2051B-Q1

• Enhanced Product: TPS2041B-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2041BDBVR	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2041BDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS2041BDBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS2041BDBVT	SOT-23	DBV	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2041BDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS2041BDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2041BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2042BDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS2042BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2042BDRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS2042BDRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS2043BDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TPS2044BDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TPS2051BDBVR	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

# PACKAGE MATERIALS INFORMATION



www.ti.com

28-Sep-2012

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2051BDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS2051BDBVT	SOT-23	DBV	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2051BDBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS2051BDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2051BDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS2051BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2052BDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS2052BDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2052BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2052BDRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS2052BDRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS2053BDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TPS2054BDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



# PACKAGE MATERIALS INFORMATION

www.ti.com

TEXAS INSTRUMENTS

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2041BDBVR	SOT-23	DBV	5	3000	203.0	203.0	35.0
TPS2041BDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS2041BDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS2041BDBVT	SOT-23	DBV	5	250	203.0	203.0	35.0
TPS2041BDGNR	MSOP-PowerPAD	DGN	8	2500	346.0	346.0	35.0
TPS2041BDGNR	MSOP-PowerPAD	DGN	8	2500	364.0	364.0	27.0
TPS2041BDR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2042BDGNR	MSOP-PowerPAD	DGN	8	2500	346.0	346.0	35.0
TPS2042BDR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2042BDRBR	SON	DRB	8	3000	346.0	346.0	35.0
TPS2042BDRBT	SON	DRB	8	250	203.0	203.0	35.0
TPS2043BDR	SOIC	D	16	2500	333.2	345.9	28.6
TPS2044BDR	SOIC	D	16	2500	333.2	345.9	28.6
TPS2051BDBVR	SOT-23	DBV	5	3000	203.0	203.0	35.0
TPS2051BDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS2051BDBVT	SOT-23	DBV	5	250	203.0	203.0	35.0
TPS2051BDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS2051BDGNR	MSOP-PowerPAD	DGN	8	2500	364.0	364.0	27.0
TPS2051BDGNR	MSOP-PowerPAD	DGN	8	2500	346.0	346.0	35.0
TPS2051BDR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2052BDGNR	MSOP-PowerPAD	DGN	8	2500	346.0	346.0	35.0
TPS2052BDGNR	MSOP-PowerPAD	DGN	8	2500	364.0	364.0	27.0
TPS2052BDR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2052BDRBR	SON	DRB	8	3000	346.0	346.0	35.0
TPS2052BDRBT	SON	DRB	8	250	203.0	203.0	35.0
TPS2053BDR	SOIC	D	16	2500	333.2	345.9	28.6
TPS2054BDR	SOIC	D	16	2500	333.2	345.9	28.6

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
  - This drawing is subject to change without notice. Β.
  - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. C.
  - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DGN (S-PDSO-G8)

PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

F. Falls within JEDEC MO-187 variation AA-T

PowerPAD is a trademark of Texas Instruments.



# DGN (S-PDSO-G8)

# PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE

#### THERMAL INFORMATION

This PowerPAD  $^{M}$  package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.





4206323-2/1 12/11

NOTE: All linear dimensions are in millimeters

#### PowerPAD is a trademark of Texas Instruments



# DGN (R-PDSO-G8)

# PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments



# DGN (S-PDSO-G8)

# PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE

## THERMAL INFORMATION

This PowerPAD  $^{M}$  package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.





4206323-4/1 12/11

NOTE: All linear dimensions are in millimeters

#### PowerPAD is a trademark of Texas Instruments





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



# THERMAL PAD MECHANICAL DATA

# DRB (S-PVSON-N8)

# PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters





- This drawing is subject to change without notice. Β.
  - Publication IPC-7351 is recommended for alternate designs. C.

  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for solder mask tolerances.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconr	nectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated