PREPARED BY: DATE 9.JUL.2008 SPEC NO. EC-08707 FILE NO. A ISSUE 9.JUL.2008 CHECKED BY: DATE 9.JUL.2008 PAGE 1/17ELECTRONIC COMPONENTS GROUP a. yokoyama REPRESENTATIVE DIVISION SHARP CORPORATION **RF DEVICES DIV.** APPROVED BY: DATE 9.JUL.2008 **SPECIFICATION** 11 anome **DEVICE SPECIFICATION for** DIGITAL DBS TUNER with LINK MODEL NO. BS2F7HZ0169 □ CUSTOMER'S APPROVAL DATE PRESENTED $\mathbf{B}\mathbf{Y}$ $\mathbf{B}\mathbf{Y}$ HITOSHI OGINO DEPARTMENT GENERAL MANAGER **ENGINEERING DEPERTMENT 2 RF DEVICES DIVISION** ELECTRONIC COMPONENTS AND DEVICES GROUP

SHARP PROPRIETARY

SHARF			MODEL No. BS2F7HZ0169	SPEC No. EC-08707	PAGE 2 / 17		
RECOR	RECORDS OF REVISION		DOC. FIRST ISSUE 9.JUL.2008				
DATE	REF. PAGE PARAGRAPH DRAWING No.	REVISED No.	SUMMARY		CHECK & APPROVAL		

	MODEL No.	SPEC No.	PAGE
	BS2F7HZ0169	EC-08707	3/17
SHARP			

DESCRIPTION:

This specification covers DBS tuner intended for use in Digital Broadcasting Satellites. This tuner incorporates "LINK" section that is composed of 8bit ADC, multistandard DVB-S/DVB-S2 demodulator and multistandard FEC. This tuner has DVB common interface compliant transport stream output.

[1] GENERAL SPECIFICATIONS	
1-1. Receiving frequency range	950MHz to 2150MHz
1-2. Input level	-65dBm to -25dBm
1-3. Input structure	F type Female
1-4. Nominal input impedance	75 ohm
1-5. RF IC	STV6110A (write/read address: C0h/C1h) (Reference clock: Internal 16MHz crystal oscillation)
1-6. Cutoff frequency of Baseband(=I/Q out) LPF	Variable from 5MHz to 36MHz by 1MHz step
1-7. LINK IC	STV0903BAB (write/read address: D0h/D1h) (Reference clock: supplied from "STV6110A")
1-8. LNB control	DiSEqC 2.x – 22 kHz interface
1-9. Multistandard demodulation and decoding	 [DVB-S] >Channel symbol rate up to QPSK 45MSps >Inner Viterbi and Outer Reed-solomon decoding >Punctured rates 1/2, 2/3, 3/4, 5/6, 6/7, 7/8 [DVB-S2] >Channel symbol rates up to QPSK 45MSps, and 8PSK 37MSps >Inner LDPC and outer BCH decoding >Punctured rates 1/2, 3/5, 2/3, 3/4, 4/5, 5/6, 8/9, 9/10 >Roll-off 0.35, 0.25, 0.20
1-10. Operating voltage	(B2, B3 and B4) 3.3V +/- 0.15V DC (VDD) 1.05V +/- 0.10V DC
1-11. Environmental characteristics	RoHS compliant (RoHS refers to the "DIRECTIVE 2002/95/EC OF THE EUROPEAN PARLIAMENT AND OF THE COUNCIL of 27 January 2003 on the restriction of the use of certain hazardous substances in electrical and electronic equipment.")
	s that can be damaged by electro-static discharge. Ind your hands, tools, working desks and equipment to protect Destroy.

2) Avoid following actions;a) to store this unit in the place of the high temperature and humidity.b) to expose this unit to corrosive gases.

				SPEC №. EC-08707	PAGE 4/17		
SHARP							
[2] MECHANICAL SPE	CIFICATION						
2-1. Dimension and mounting details			ee section [14]				
2-2. Mass	2-2. Mass						
2-3. Strength of F-connector			No severe transform or distortion at bending moment, 0.98N · m. To be connected electrically.				
2-4. Clamp Torque of	2-4. Clamp Torque of F-connector		No severe transform or distortion on the connection with F-connector at bending moment, 0.98N·m. To be connected electrically.				
[3] ENVIRONMENTAL (ELECTRICAL FUNC		N G	UARANTEE)				
3-1. Operating	Temperature Humidity	L	0deg.C to +60deg.C Less than 85% No condensation				
3-2. Storage	Temperature Humidity	L	20deg.C to +85deg.C ess than 95% /ater vapor pressure 6643	Pa max, without c	condensation		
<notice></notice>	Il that sudden tempe	vratu	re changes may cause co	ndensation during	1		

Please be careful that sudden temperature changes may cause condensation during storage, and such condensation may cause corrosion.

[4] ABSOLUTE MAXIMUM VOLTAGE Table 1:

Pin No.	MIN.	MAX	UNIT	Note
1		25	V	400mA max.
2		25	V	400mA max.
3	-0.3	3.63	V	
4	-0.3	3.6	V	
11	-0.25	3.63	V	
13	-0.1	1.26	V	
8, 9,	-0.3	B3+0.3	V	
	1 2 3 4 11 13	1 2 3 -0.3 4 -0.3 11 -0.25 13 -0.1	1 25 2 25 3 -0.3 3.63 4 -0.3 3.6 11 -0.25 3.63 13 -0.1 1.26	1 25 V 2 25 V 3 -0.3 3.63 V 4 -0.3 3.6 V 11 -0.25 3.63 V 13 -0.1 1.26 V

[5] TESTING CONDITION

5-1. Supply	voltage
Table 2.	

Pin name	Pin No.	MIN.	TYP.	MAX.	UNIT	Note
B4	3	3.25	3.30	3.35	V	
B2	4	3.25	3.30	3.35	V	
B3	11	3.25	3.30	3.35	V	
VDD	13	1.03	1.05	1.07	V	

5-2. Ambient temperature 25deg.C +/- 5deg.C

5-3. Ambient humidity 65% +/- 10%

MODEL No.	SPEC No.	PAGE
BS2F7HZ0169	EC-08707	5/17

[6] ELECTRICAL CHARACTERISTIC

(Unless otherwise stated testing condition $5-1 \sim 5-3$.)

. Table3:

Tab	le3;							
No.		Item			Specification			Condition
				MIN.	TYP.	MAX.	UNI	Г
6-1	RF input V	SWR			2.0	2.5		950MHz to 2150MHz
6-2	Noise figur	e(at ma	ax. gain)		6	12	dB	Vagc=0.3V
6-3	2tone IM3	,	<u> </u>		-55	-40	dBc	RFIN=-25dBm
	UD1=Fo	+29.5N	1Hz,					BBOUT=250mVp-p
	UD2=Fo	+59.0N	1Hz					BB_GAIN=0x8(16dB)
6-4	Maximum	convers	sion gain		80		dB	AGC=3.0V,
			U					BB_GAIN=0x8(16dB)
6-5	Minimum c	onvers	ion dain		-10		dB	AGC=0.3V,
			0					BB_GAIN=0x8(16dB)
6-6	AGC range	ć			90			
6-7	PLL settlin				50	200	us	limited to STV6110A
6-8	PLL phase		1kHz offset		-81	200	dBc/⊦	
00		110100	10kHz offset		-87		z	
			100kHz offset		-90		-	
6-9	I O leak a	t RF in	out terminal			-70	dBm	950MHz to 2150MHz
6-10			32		220	260	mA	
0.10	consumptio		33		100	120	mA	
	eeneepu		34		25	40	mA	
			/DD(average		500	600	mA	Using ST software
			DD (avoiago		000	000		
		Ń	/DD(peak)			1800	mA	The regulator should be
								dimensioned to provide
								this maximum value
6-11	RF output	VSWR			2.0	2.5		
6-12				-5	0	+5	dB	
[7] ER	ROR RATE F	PERFO	RMANCE	-				
Tab	le 4-1; Es/No	perfor	mance at Qua	asi Erro	r Free (D	√B-S2 n	node)	
	Mode		SI Ideal		ormance		nit	Note
				(Ty	/pical)			
QF	PSK 1/2		1.00		1.2			>DVB-S2
QF	PSK 3/5		2.23		2.4			>Pilot: ON
	PSK 2/3		3.10		3.2			>BW = Symbol_rate
	PSK 3/4		4.03		4.2			>BERTester: SFU
	PSK 4/5		4.68		4.8			
	PSK 5/6		5.18		5.3			
	PSK 8/9		6.20		6.4			
	PSK 9/10		6.42		6.6	c	B	
	SK 3/5		5.50		5.8			
	SK 2/3		6.62		6.8			
	SK 3/4		7.91		8.1			
	SK 5/6		9.35		9.6			
-	SK 8/9		10.69		10.9			
	SK 9/10		10.98		11.3			
	•	1			-	1		1
Tabl	le 4-2; E _b /N _o p	erforma	ance at Quasi	Error Fr	ee (DVB-	S mode))	
	Code rate		S standard		ormance	1	nit	Note
1				<i>(</i>				

Code rate	DVB-S standard (Maximum)	Performance (Typical)	Unit	Note
QPSK 1/2	4.5	3.7	dB	>DVB-S
QPSK 2/3	5.0	4.2		>post Vitebi BER=2x10 ⁻⁴
QPSK 3/4	5.5	4.7	-	
QPSK 5/6	6.0	5.3		


				1	
		MODEL No.	170160	SPEC No. EC-08707	PAGE 6/17
SHARP					0/17
SHARP					
QPSK 7/8	6.4	5.7			

MODEL No.	SPEC No.	PAGE
BS2F7HZ0169	EC-08707	7/17

[8] I²C INTERFACE SPECIFICATION

8-1. Internal connection


The Internal I^2C connection diagram of this tuner is as following figure. It is using the I^2C private repeater of STV0903BAB for tuner isolation.



note) The STV0903 main I²C bus can work up to 400kHz, but the I²C repeater bus should be limited to 250kHz(ENARPT level 4)

8-2. Main I2C bus characteristic (conforms to the specification of STV0903BAB) Table 5;

				i	
Item	Synbol	MIN.	MAX.	Unit	Note
Input high voltage	V _{ih}	2.0	3.6	V	
Input low voltage	V _{il}	-0.5	0.8	V	
SCL clock rate	f _{scl}		400	kHz	Fast mode
Bus free time between a stop and start condition	t _{buf}	1.3		us	
Hold time (repeated) start condition	t _{hd} , _{sta}	0.6		us	After this period, the first clock pulse is generated.
Low period of the SCL	t _{low}	1.3		us	
High period of the SCL	t _{high}	0.6		us	
Rise time for SDA and SCL	tr		300	ns	Fast mode
Fall time for SDA and SCL	t _f		300	ns	Fast mode
Setup time for a repeated start condition	t _{su} , _{sta}	0.6		us	
Setup time for stop condition	t _{su} , _{sto}	0.6		us	
Data setup time	t _{su} , _{dat}	100		ns	
Pulse width of spikes to be suppressed by input filter	t _{sp}		50	ns	Fast mode



MODEL No.	SPEC No.	PAGE
BS2F7HZ0169	EC-08707	8/17

[9] STV6110A PROGRAMMING

9-1. Tuning overview

When the PLL is locked, the frequency of the local oscillator is given by:

 $f_{LO} = N * f_{XTAL} / R / P = f_{VCO} / P = f_{LOstep} * N$

 f_{VCO} : The frequency of VCO output, set up using registers *TUNING1* and *TUNING2*. f_{XTAL} : The frequency of crystal oscillator output

N: The division ratio of the N-integer divider, programmed in bitfield N_DIV

R: The division ratio R of the reference divider, controlled through R_DIV[1:0]

P: The division ratio P of the post divider, controlled using bit DIV4SEL.

The VCO operates from f_{VCO} = 2600 MHz to 5200 MHz. In order to generate a LO frequency (f_{LO}) from 950 MHz to 2150 MHz, the appropriate value of P has to be selected (2 or 4). For input frequencies below 1300 MHz the P divider has to be set to 4.

For input frequencies above 1300 MHz, the P divider has to be set to 2.

To keep the step constant between all the LO frequencies (f_{LOstep}), the product of R and P must be kept constant.

For example, if fXTAL = 16 MHz, fLO = 2150 MHz and f_{LOstep} = 1 MHz then the VCO frequency could be either 4300 MHz (2 * fVCO) or 8600 MHz (4 * f_{VCO}). However, f_{VCO} must lie within the range 2600 MHz to 5200 MHz, hence P = 2.

Also,
$$N = f_{LO} / f_{LOstep} = 2150$$
.

The last unknown, $R = f_{XTAL} / (P * f_{LOstep}) = 8$. *Table 6* shows the values for bits 4 and 5 of register *TUNING2* for different RF input frequencies.

Tuble 0, Trequency	Tungeo una arriadi i	ogiotor oottiingo		
RF_IN frequency	LO divisor, P	VCO frequency	DIV4SEL	PRESC32ON
(MHz)				
950 - 1024	4	3800 - 4092	1	0
1024 - 1300	4	3968 - 5200	1	1
1300 - 2048	2	2600 - 4092	0	0
2048 - 2150	2	3968 - 4300	0	1

Table 6; Frequency ranges and divider register settings

After N is modified the VCO calibration must be carried out.

9-2. Calibration setting

The reference clock used by the calibration functions is 1 MHz. It is generated from the crystal oscillator by a divider which is set up in bitfield K[4:0] in register *CTRL1*. The bandwidth calibration requires that:

 f_{XTAL} / (K + 16) = 1 MHz

If the crystal frequency is fixed by the application to 16 MHz, then, K has to be set to 0. This reference clock is used by all the calibration functions.

<<VCO calibration>>

The VCO must be calibrated after N_DIV is reprogrammed. The calibration is started by setting bit CALVCO_STRT = 1 in register STAT1. It runs automatically. After the settling time of the synthesizer, the chip writes 0 into CALVCO_STRT to indicate that the calibration is completed.

<<LPF calibration>>

The low-pass filter cut-off frequency must be calibrated after CF[4:0] is reprogrammed. The calibration is started by setting bit CALRC_STRT = 1 in register STAT1 and it runs automatically. To indicate the calibration is completed, the chip writes 0 into the CALRC_STRT.

MODEL No.	SPEC No.	PAGE
BS2F7HZ0169	EC-08707	9/17

9-3. Registers

SHARP

The registers are automatically reset to their default values at power up by a power-on-reset (POR). Table 7;

	,									
Name	Addr	Reset	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CTRL 1	0x0	0x5F	K[4:0]					LPT	RX	SYN
CTRL 2	0x1	0x33	CO_D	CO_DIV[1:0] 1 REFOU TSEL					IN[3:0]	
TUNI NG0	0x2	0x30		N_DIV[7:0]						
TUNI NG1	0x3	0xC7	R_DI	V[1:0]	PRESC 32ON	- N DIV/11:8				
CTRL 3	0x4	0x12	DCLOP _OFF							
STAT 1	0x5	0x06	Reserved for test: set to 0 CALVCO CALRC _STRT _STRT LOC					LOCK		
STAT 2	0x6	0x00	Reserved for test: set to 0							
STAT 3	0x7	0x00		Reserved for test: set to 0						

K[4:0]: determines the divider value for setting the calibration frequency (see Section 9-2.). The application requires a calibration frequency of 1 MHz.

LPT, RX, SYN: These three bits set the operating level. Only four combinations are allowed as given in the table below:

LPT	RX	SYN	Loop through	Synthesizer (VCO,	LNA, Mixer, LPF,	
			Loop-through	PFD, CP, Dividers)	PGA and Buffers	
0	0	0	Off	Off	Off	
1	1	1	On	On	On	
0	1	1	Off	On	On	
1	0	0	On	Off	Off, except the LNA	
All other combinations			Reserved: not to be used			

CO_DIV[1:0]: sets the crystal oscillator divisor value, CO, for the output clock:

00: divide by 1 (output frequency is f_{XTAL}) (default)

01: divide by 2

10: divide by 4

11: divide by 8

REFOUTSEL: sets the DC voltage on pins IP, IN, QP, QN:

0: VCC / 2

1: 1.25 V (default)

BB_GAIN[3:0]: sets the baseband amplifier gain. When the amplifier is on, the gain is increased as follows:

0x0: 0 dB 0x1: 2 dB 0x2: 4 dB 0x3: 6 dB (default) 0x4: 8 dB 0x5: 10 dB 0x6: 12 dB 0x7: 14 dB 0x8: 16 dB (recommend) 0x9-0xF: not used.

	MODEL No. BS2F7HZ0169	SPEC №. EC-08707	PAGE 10/17					
SHARP		L	I					
N_DIV[7:0] : the LSBs of N_DIV[11:0], whic	h sets the N-integer divide	er value, N.						
N_DIV[11:8] : the MSBs of N_DIV[11:0], wh								
R_DIV[1:0] : sets the divisor, R, for the refe	-							
00: 2 01: 4 10: 8 11: 16 (default)	01: 4 10: 8							
PRESC32ON: selects the divisor for the pre 0: 16 (default) 1: 32	e-scaler divider:							
DIV4SEL : selects the divisor, P, for the pos 0: 2 (default) 1: 4	t divider:							
DCLOOP_OFF : selects the DC offset comp 0: compensation disabled (default) 1: compensation enabled	pensation loop:							
ICP : sets the value of the charge pump cur 0: 500 μA (default) 1: 1.0 mA	rent:							
CF[4:0]: sets the baseband filter cut-off free 0x00: 5 MHz 02	quency: ‹01: 6 MHz							
	(03: 8 MHz							
	(05: 10 MHz							
	k07: 12 MHz k09: 14 MHz							
0x0A: 15 MHz 02	«0B: 16 MHz							
	(0D: 18 MHz							
	k0F: 20 MHz k11: 22 MHz							
	(13: 24 MHz							
	(15: 26 MHz							
	<17: 28 MHz <19: 30 MHz							
	(1B: 32MHz							
	<1D: 34 MHz <1F: 36 MHz							
CALVCO_STRT : automatic calibration of V 0: VCO calibration finished 1: start VCO calibration (default)								
CALRC_STRT : automatic calibration of the 0: filter calibration finished 1: start filter calibration (default)	low-pass filter:							
LOCK: indicates when loop is locked: 0: not in lock 1: locked								

MODEL No.	SPEC No.	PAGE
BS2F7HZ0169	EC-08707	11/17

[10] Reliability

SHARP

- 10-1. High temperature high humidity load (40deg.C, 90% RH, 500h)
 - 1) After leaving DUT at room temperature and humidity for 24h or longer, measure the initial value.
 - 2) After cycling DUT in the constant chamber at 40deg.C/90-95% RH in on state, for total 500h, leave the DUT at room temperature and humidity for 2h and then measure value after test.
 - 3) Must meet the specifications of Table 17.

10-2. High temperature load (70deg.C, 40% RH, 500h)

- 1) After leaving DUT at room temperature and humidity for 24h or longer, measure the initial value.
- After leaving DUT in the constant chamber at 70+/-2deg.C/40% RH for total 500h, leave the DUT at room temperature and humidity for 2h and then measure value after test.
- 3) Must meet the specifications of Table 17.

10-3. Cold test (-25deg.C, 500h)

- After leaving DUT at room temperature and humidity for 24h or longer, measure the initial value.
- After leaving DUT in the constant temperature chamber at -25deg.C for 500h, leave the DUT at room temperature and humidity for 2h and then measure the values after test.
- 3) Must meet the specifications of Table 17.

10-4. Shock (686 m/s^2 , 6 planes, 3 times)

- 1) After leaving DUT at room temperature and humidity for 24h or longer, measure the initial values.
- Using the shock tester, apply shock of 686 m/s² three times to each of 6 planes and then measure the values.
- 3) Must meet the specifications of Table 17.
- 4) This test is to be conducted using a single tuner.

10-5. Vibration (10-55 Hz, 1.5 mm, in each of three mutually perpendicular directions, each 2 times)

- 1) After leaving DUT at room temperature and humidity for 24h or longer, measure the initial values.
- 2) Using the vibration tester, apply motion having an amplitude of 1.5 mm (constant), the frequency being varied uniformly between 10 and 55 Hz, to DUT, for 2h in each of three mutually perpendicular directions (X, Y and Z, total of 6h). After the test, measure the values.
- 3) Must meet the specifications of Table 17.
- 4) This test is to be conducted using a single tuner.

10-6. Heat shock test (1 cycle=1h (-20deg.C; 0.5h, 70deg.C; 0.5h), 50 cycles))

- 1) After leaving DUT at room temperature and humidity for 24h or longer, measure the initial value.
- 2) Using the heat shock tester, apply heat shock to DUT. After the test, measure the values.
- 3) Must meet the specifications of Table 17.
- 10-7. Solderability of terminal

Pretreatment of heating terminal at 150deg.C for 1h is performed and leave it at room temperature for 2h or longer. Immerse 1.9 mm length of terminal (from the tip) to be soldered into rosin (JIS-K-5902), isopropyl alcohol (JIS-K-8839 or JIS-K-1522, rosin concentration (10-35% range) approx. 25% by weight unless otherwise specified) or equivalent solution for 3–5s, and then immerse the length of the terminal into a pool of molten solder (Sn/3.0Ag/0.5Cu, or equivalent) at 240 +/-2deg.C for 3s.Dipped terminal portion shall be wetted by more than 95%. (Excluding the cutting plane of the chassis)

MODEL No.	SPEC No.	PAGE
BS2F7HZ0169	EC-08707	12/17

10-8. Soldering heat resistance

Immerse the terminal mounted on a PCB (1.6t thick) into solder at 350±5deg.C for 3.0-3.5 seconds or at 260 +/-5deg.C for 10 +/-1 seconds. Remove the PCB from the solder and leave it for 1 hour at room temperature. The test sample shall show no degradation in appearance and electrical characteristics.

10-9. ESD protection

Table 16; ESD Test Condition (IEC61000-4-2 Compliant)


Terminal	Limits	Condition			
RF_IN (coaxial center)	+/-6kV DC	150pF/330ohm (The varistor is connected between LNB terminal and GND.) each 5 times			
Others	+/-200V DC	150pF/330ohm each 5 times			

10-10. Judgment

Table 17; Specification after the reliability tests

Item			Spec.	UNIT	Condition		
Current	B2	<	300	mA	3.3V		
consumption	B3	<	120	mA	3.3V		
	B4	<	40	mA	3.3V		
	VDD	<	600	mA	1.05V		
Es/No at QEF	8PSK 3/4	<	8.2	dB	DVB-S2, Pilot: ON		

Note) All TS outputs are checked with SFU. Other I/O pins are checked with oscilloscope.



MODEL No.	SPEC No.	PAGE
BS2F7HZ0169	EC-08707	14/17

[12] PIN LIST

SHARP


No.	NAME	LOGIC	PIN DESCRIPTION
1	B1B		Voltage supply of LNB B. Please ground it with a 1000pF ceramic
			capacitor.
2	B1A		Voltage supply of LNB A. Please ground it with a 1000pF ceramic
			capacitor.
3	B4		3.3V supply for RF booster amp.
4	B2		3.3V supply for STV6110. Please keep a ripple at the Power Supply
			less than 10mVp-p.
5,6,7	NC		It is not connected inside the unit.
8	SDA	3.3V	I ² C Bus. Please connect a pull-up resistor which is more than 2k
9	SCL	3.3V	ohm outside of the tuner.
10	DISEQCIN1	3.3V	DiSEqC 1 input
11	B3		3.3V supply for STV0903. It is internally converted into 2.5V.
12	DISEQCOUT	3.3V	DiSEqC 1 output.
	1		
13	VDD		1.0V supply for STV0903.
14,,21	D03,,D73	3.3V	Transport stream 3 data.
22	CLK_OUT	3.3V	Transport stream 3 clock out.
23	D/PN	3.3V	Transport stream 3 data parity.
24	STROUT	3.3V	Transport stream 3 sync.
25	ERROR	3.3V	Transport stream error.
26	RESETB	3.3V	Chip reset active low.

Note: The 3.3 V digital I/Os comply to the JEDEC standard JESD8b..

Note: Pin RESETB, the chip reset, must remain active (low) until at least 3 ms after the last power supply has stabilized.



[13] CONNECTION DIAGRAM FOR EVALUATION



MODEL No.

BS2F7HZ0169

SPEC No.

EC-08707

PAGE

15/17

