



Sample &

🖥 Buy





SN74AHC1G125

SCLS377K-AUGUST 1997-REVISED DECEMBER 2014

SN74AHC1G125 Single Bus Buffer Gate With 3-State Output

1 Features

- Operating Range of 2 V to 5.5 V
- Max t_{pd} of 6 ns at 5 V
- Low Power Consumption, 10-µA Max I_{CC}
- ±8-mA Output Drive at 5 V

2 Applications

- Projectors
- TVs
- Servers
- Motor Controls: AC Induction
- Patient Monitoring
- Electronic Points of Sale

4 Simplified Schematic

3 Description

The SN74AHC1G125 device is a single bus buffer gate/line driver with 3-state output. The output is disabled when the output-enable (\overline{OE}) input is high. When \overline{OE} is low, true data is passed from the A input to the Y output.

Device	Information ⁽¹⁾
--------	----------------------------

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SOT-23 (5)	2.90 mm x 1.60 mm
SN74AHC1G125	SC-70 (5)	2.00 mm x 1.30 mm
	SOT-553 (5)	1.65 mm x 1.20 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.




Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription1
4	Sim	plified Schematic1
5	Rev	ision History 2
6		Configuration and Functions
7	Spe	cifications 4
	7.1	Absolute Maximum Ratings 4
	7.2	ESD Ratings 4
	7.3	Recommended Operating Conditions 4
	7.4	Thermal Information 5
	7.5	Electrical Characteristics5
	7.6	Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 5$
	7.7	Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$
	7.8	Operating Characteristics
	7.9	Typical Characteristics 6
8	Para	ameter Measurement Information7

	9.1	Overview	8
	9.2	Functional Block Diagram	8
	9.3	Feature Description	8
	9.4	Device Functional Modes	8
10	Арр	lication and Implementation	. 9
	10.1	Application Information	9
	10.2	Typical Application	9
11	Pow	ver Supply Recommendations	10
12	Lay	out	11
	12.1	Layout Guidelines	. 11
	12.2	Layout Example	. 11
13	Dev	ice and Documentation Support	11
	13.1	Trademarks	. 11
	13.2	Electrostatic Discharge Caution	. 11
	13.3	Glossary	. 11
14	Mec	hanical, Packaging, and Orderable	
	Info	rmation	11

5 Revision History

Cł	dded Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, ypical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation ection, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and lechanical, Packaging, and Orderable Information section.	Page
•	Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	
•	Deleted Ordering Information table.	1
•	Changed MAX operating temperature to 125°C in Recommended Operating Conditions table.	4


EXAS **STRUMENTS**

www.ti.com

8



6 Pin Configuration and Functions



See mechanical drawings for dimensions.

PIN TYPE DESCRIPTION NAME NO. OE L Output Enable 1 2 Input A А I 3 GND Ground Pin _ 4 Output Y Υ 0 5 Power Pin V_{CC} ____

Pin Functions

SN74AHC1G125

SCLS377K-AUGUST 1997-REVISED DECEMBER 2014

TEXAS INSTRUMENTS

www.ti.com

7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Output voltage range ⁽²⁾	-0.5	V _{CC} + 0.5	V	
I _{IK}	Input clamp current	V ₁ < 0		-20	mA
I _{OK}	Output clamp current	V_{O} < 0 or V_{O} > V_{CC}		±20	mA
Ι _Ο	Continuous output current	$V_{O} = 0$ to V_{CC}		±25	mA
	Continuous channel current through V_{CC} or GND		±50	mA	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	1500	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all $\ensuremath{\text{pins}}^{(2)}$	2000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2	5.5	V
		$V_{CC} = 2 V$	1.5		
V _{IH}	High-level input voltage	$V_{CC} = 3 V$	2.1		V
		$V_{CC} = 5.5 V$	3.85		
		$V_{CC} = 2 V$		0.5	
V _{IL}	Low-level input voltage	$V_{CC} = 3 V$		0.9	V
		V _{CC} = 5.5 V		1.65	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{CC}	V
		$V_{CC} = 2 V$		-50	μA
I _{OH}	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4	
		$V_{CC} = 5 V \pm 0.5 V$		-8	mA
		$V_{CC} = 2 V$		50	μA
I _{OL}	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4	
		$V_{CC} = 5 V \pm 0.5 V$		8	mA
A.4/A.		$V_{CC} = 3.3 V \pm 0.3 V$		100	
∆t/∆v	Input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20	ns/V
T _A	Operating free-air temperature	· · · ·	-40	125	°C

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

7.4 Thermal Information

			SN74AHC1G125				
	THERMAL METRIC ⁽¹⁾	DBV	DCK	DRL	UNIT		
			5 PINS				
$R_{\theta JA}$	Junction-to-ambient thermal resistance	231.3	287.6	328.7			
R _{0JC(top)}	Junction-to-case (top) thermal resistance	119.9	97.7	105.1			
$R_{\theta JB}$	Junction-to-board thermal resistance	60.6	65.	150.3	°C/W		
ΨJT	Junction-to-top characterization parameter	17.8	2.0	6.9			
Ψ_{JB}	Junction-to-board characterization parameter	60.1	64.2	148.4			

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

		V	T _A = 25°C			-40°C to	85°C	–40°C to 1	25°C	
PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		1.9		
	I _{OH} = -50 μA	3 V	2.9	3		2.9		2.9		
V _{OH}		4.5 V	4.4	4.5		4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		
	I _{OH} = −8 mA	4.5 V	3.94			3.8		3.8		
		2 V			0.1		0.1		0.1	
	I _{OL} = 50 μA	3 V			0.1		0.1		0.1	
V _{OL}		4.5 V			0.1		0.1		0.1	V
	$I_{OL} = 4 \text{ mA}$	3 V			0.36		0.44		0.44	
	I _{OL} = 8 mA	4.5 V			0.36		0.44		0.44	
lı	V ₁ = 5.5 V or GND	0 V to 5.5 V			±0.1		±1		±1	μA
I _{OZ}	$V_I = V_{CC}$ or GND	5.5 V			±0.25		±2.5		±2.5	μA
I _{CC}	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			1		10		10	μA
C _i	$V_{I} = V_{CC}$ or GND	5 V		4	10		10		10	pF
Co	$V_{O} = V_{CC}$ or GND	5 V		10						pF

7.6 Switching Characteristics, V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	то	LOAD	T	_A = 25°C		-40°C to 8	85°C	-40°C to 1	25°C	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	A	Y	0 15 55		5.6	8	1	9.5	1	10.5	20
t _{PHL}	A	ř	C _L = 15 pF		5.6	8	1	9.5	1	10.5	ns
t _{PZH}	OE	Y	0 15 25		5.4	8	1	9.5	1	10.5	20
t _{PZL}	UE	ř	C _L = 15 pF		5.4	8	1	9.5	1	10.5	ns
t _{PHZ}	OE	Y	C ₁ = 15 pF		7	9.7	1	11.5	1	12.5	20
t _{PLZ}	UE	ř	C _L = 15 pF		7	9.7	1	11.5	1	12.5	ns
t _{PLH}	A	Y	C _L = 50 pF		8.1	11.5	1	13	1	14	20
t _{PHL}	A	ř	C _L = 50 pF		8.1	11.5	1	13	1	14	ns
t _{PZH}	OE	Y C ₁ = 5	C _L = 50 pF		7.9	11.5	1	13	1	14	ns
t _{PZL}	OE	T	C _L = 50 pF		7.9	11.5	1	13	1	14	115
t _{PHZ}	OE	Y	C = 50 pF		9.5	13.2	1	15	1	16	20
t _{PLZ}	UE	Ť	C _L = 50 pF		9.5	13.2	1	15	1	16	ns

SN74AHC1G125

SCLS377K-AUGUST 1997-REVISED DECEMBER 2014

www.ti.com

STRUMENTS

EXAS

7.7 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)


PARAMETER	FROM	то	LOAD	Т	T _A = 25°C		–40°C to 8	5°C	–40°C to 1	25°C	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	A	Y	C ₁ = 15 pF		3.8	5.5	1	6.5	1	7	20
t _{PHL}	A	ř	C _L = 15 pF		3.8	5.5	1	6.5	1	7	ns
t _{PZH}	OE	Y	C _L = 15 pF		3.6	5.1	1	6	1	6.5	ns
t _{PZL}	UE	I	C _L = 15 pF		3.6	5.1	1	6	1	6.5	115
t _{PHZ}	OE	Y	0 15 -5		4.6	6.8	1	8	1	8.5	20
t _{PLZ}	UE	I	C _L = 15 pF		4.6	6.8	1	8	1	8.5	ns
t _{PLH}	A	Y	C _L = 50 pF		5.3	7.5	1	8.5	1	9.5	ns
t _{PHL}	A	I	C _L = 50 pF		5.3	7.5	1	8.5	1	9.5	115
t _{PZH}	OE	Y	C ₁ = 50 pF		5.1	7.1	1	8	1	9	20
t _{PZL}	OE	ŕ	C _L = 50 pF		5.1	7.1	1	8	1	9	ns
t _{PHZ}	OE	Y	C = 50 pF		6.1	8.8	1	10	1	11	20
t _{PLZ}	UE	ľ	C _L = 50 pF		6.1	8.8	1	10	1	11	ns

7.8 Operating Characteristics

 $V_{CC} = 5 \text{ V}, \text{ } \text{T}_{A} = 25^{\circ}\text{C}$

	PARAMETER	TEST CON	DITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	14	pF


7.9 Typical Characteristics





SCLS377K – AUGUST 1997 – REVISED DECEMBER 2014

8 Parameter Measurement Information



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms



9 Detailed Description

9.1 Overview

The SN74AHC1G125 device is a single bus buffer gate/line driver with 3-state output. The output is disabled when the output-enable (OE) input is high. When OE is low, true data is passed from the A input to the Y output.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

9.2 Functional Block Diagram




Figure 4. Logic Diagram (Positive Logic)

9.3 Feature Description

- Wide operating voltage range
 - Operates from 2 V to 5.5 V
- Allows down-voltage translation
 - Inputs accept voltages to 5.5 V

9.4 Device Functional Modes

Table 1. Function Table

INPU	JTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
н	Х	Z



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

SN74AHC1G125 is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs can accept voltages to 5.5 V at any valid V_{CC} making it Ideal for down translation.

10.2 Typical Application




Figure 5. Typical Application Schematic

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
 - For rise time and fall time specifications, see $\Delta t/\Delta V$ in the *Recommended Operating Conditions* table.
 - For specified High and low levels, see V_{IH} and V_{IL} in the *Recommended Operating Conditions* table.
- 2. Recommend Output Conditions
 - Load currents should not exceed 25 mA per output and 50 mA total for the part.
 - Outputs should not be pulled above V_{CC}.

SN74AHC1G125


SCLS377K-AUGUST 1997-REVISED DECEMBER 2014



www.ti.com

Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended. If there are multiple V_{CC} pins, 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.



12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

12.2 Layout Example




Figure 7. Layout Diagram

13 Device and Documentation Support

13.1 Trademarks

All trademarks are the property of their respective owners.

13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



20-Nov-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74AHC1G125DBVRE4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(A253 ~ A25G ~ A25J ~ A25L ~ A25S)	Samples
74AHC1G125DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(A253 ~ A25G ~ A25J ~ A25L ~ A25S)	Samples
74AHC1G125DBVTE4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(A253 ~ A25G ~ A25L ~ A25S)	Samples
74AHC1G125DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(A253 ~ A25G ~ A25L ~ A25S)	Samples
74AHC1G125DCKRE4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(AM3 ~ AMG ~ AMJ ~ AML ~ AMS)	Samples
74AHC1G125DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(AM3 ~ AMG ~ AMJ ~ AML ~ AMS)	Samples
74AHC1G125DCKTE4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(AM3 ~ AMG ~ AML ~ AMS)	Samples
74AHC1G125DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(AM3 ~ AMG ~ AML ~ AMS)	Samples
74AHC1G125DRLRG4	ACTIVE	SOT	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AMS	Samples
SN74AHC1G125DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(A253 ~ A25G ~ A25J ~ A25L ~ A25S)	Samples
SN74AHC1G125DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(A253 ~ A25G ~ A25L ~ A25S)	Samples
SN74AHC1G125DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(AM3 ~ AMG ~ AMJ ~ AML ~ AMS)	Samples
SN74AHC1G125DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(AM3 ~ AMG ~ AML ~ AMS)	Samples
SN74AHC1G125DRLR	ACTIVE	SOT	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AMS	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

PACKAGE OPTION ADDENDUM



www.ti.com

20-Nov-2014

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC1G125DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AHC1G125DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74AHC1G125DBVR	SOT-23	DBV	5	3000	180.0	9.2	3.17	3.23	1.37	4.0	8.0	Q3
SN74AHC1G125DBVT	SOT-23	DBV	5	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AHC1G125DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74AHC1G125DCKR	SC70	DCK	5	3000	180.0	9.2	2.3	2.55	1.2	4.0	8.0	Q3
SN74AHC1G125DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74AHC1G125DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74AHC1G125DCKT	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AHC1G125DCKT	SC70	DCK	5	250	180.0	9.2	2.3	2.55	1.2	4.0	8.0	Q3
SN74AHC1G125DRLR	SOT	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION


8-Sep-2014



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC1G125DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
SN74AHC1G125DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74AHC1G125DBVR	SOT-23	DBV	5	3000	205.0	200.0	33.0
SN74AHC1G125DBVT	SOT-23	DBV	5	250	202.0	201.0	28.0
SN74AHC1G125DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
SN74AHC1G125DCKR	SC70	DCK	5	3000	205.0	200.0	33.0
SN74AHC1G125DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AHC1G125DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74AHC1G125DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74AHC1G125DCKT	SC70	DCK	5	250	205.0	200.0	33.0
SN74AHC1G125DRLR	SOT	DRL	5	4000	202.0	201.0	28.0

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
 - This drawing is subject to change without notice. Β.
 - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. C.
 - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AA.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DRL (R-PDSO-N5)

PLASTIC SMALL OUTLINE



NOTES:

All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. Α. B. This drawing is subject to change without notice.

🖄 Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.





DRL (R-PDSO-N5)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated