Distributed by:



The content and copyrights of the attached material are the property of its owner.

Jameco Part Number 1551200

HDSP-210x Series

Eight Character 5 mm and 7 mm Smart Alphanumeric Displays



Data Sheet

HDSP-210x Series, HDSP-211x Series, HDSP-250x Series

Description

The HDSP-210x/-211x/-250x series of products is ideal for applications where displaying eight or more characters of dot matrix information in an aesthetically pleasing manner is required. These devices are 8-digit, 5 x 7 dot matrix, alphanumeric displays and are all packaged in a standard 15.24 mm (0.6 inch) 28 pin DIP. The on-board CMOS IC has the ability to decode 128 ASCII characters which are permanently stored in ROM. In addition, 16 programmable symbols may be stored in on-board ROM, allowing considerable flexibility for displaying additional symbols and icons. Seven brightness levels provide versatility in adjusting the display intensity and power consumption. The HDSP-210x/-211x/-250x products are designed for standard microprocessor interface techniques. The display and special features are accessed through a bidirectional 8-bit data bus.



Features

- X stackable (HDSP-21xx)
- XY stackable (HDSP-250x)
- 128 sharacter ASCII decoder
- Programmable functions
- 16 user definable characters
- Multi-level dimming and blanking
- TTL compatible CMOS IC
- Wave solderable


Applications

- Computer peripherals
- Industrial instrumentation
- Medical equipment
- Portable data entry devices
- Cellular phones
- Telecommunications equipment
- Test equipment

Device Selection Guide


	AlGaAs	High Efficiency			
Font Height	Red	Red	Orange	Yellow	Green
0.2 inches	HDSP-2107	HDSP-2112	HDSP-2110	HDSP-2111	HDSP-2113
0.27 inches	HDSP-2504	HDSP-2502	HDSP-2500	HDSP-2501	HDSP-2503


Package Dimensions



PIN FUNCTION ASSIGNMENT TABLE

PIN #	FUNCTION	PIN #	FUNCTION
1	RST	15	GND (SUPPLY)
2	FL	16	GND (LOGIC)
3	Ao	17	CE
4	A1	18	RD
5	A ₂	19	Do
6	A ₃	20	D ₁
7	DO NOT CONNECT	21	NO PIN
8	DO NOT CONNECT	22	NO PIN
9	DO NOT CONNECT	23	D ₂
10	A4	24	D3
11	CLS	25	D4
12	CLK	26	D5
13	WR	27	D ₆
14	V _{DD}	28	D7





NOTES:

1. DIMENSIONS ARE IN mm (INCHES).

2. UNLESS OTHERWISE SPECIFIED, TOLERANCE ON ALL DIMENSIONS IS \pm 0.25 mm (0.010 INCH).

3. FOR YELLOW AND GREEN DEVICES ONLY.

Absolute Maximum Ratings

-	
Supply Voltage, V _{DD} to Ground ^[1]	-0.3 to 7.0 V
Operating Voltage, V_{DD} to Ground ^[2]	5.5 V
Input Voltage, Any Pin to Ground	-0.3 to V _{DD} +0.3 V
Free Air Operating Temperature Range, T _A ^[3]	-45°C to +85°C
Storage Temperature Range, T _S	-55°C to +100°C
Relative Humidity (non-condensing)	85%
Soldering Temperature [1.59 mm (0.063 in.) Belo	w Body
Solder Dipping	260°C for 5 secs
Wave Soldering	250°C for 3 secs
ESD Protection @ 1.5 kΩ, 100 pF	$V_Z = 4 \text{ kV}$ (each pin)

Notes:


1. Maximum Voltage is with no LEDs illuminated.

2. 20 dots ON in all locations at full brightness.

3. Maximum supply voltage is 5.25 V for operation above 70°C.


ESD WARNING: STANDARD CMOS HANDLING PRECAUTIONS SHOULD BE OBSERVED TO AVOID STATIC DISCHARGE.


Package Dimensions



PIN FUNCTION ASSIGNMENT TABLE

PIN #	FUNCTION	PIN #	FUNCTION
1	RST	15	GND (SUPPLY)
2	FL	16	GND (LOGIC)
3	A0	17	CE
4	A ₁	18	RD
5	A ₂	19	Do
6	A ₃	20	D1
7	DO NOT CONNECT	21	NO PIN
8	DO NOT CONNECT	22	NO PIN
9	DO NOT CONNECT	23	D2
10	A4	24	D3
11	CLS	25	D4
12	CLK	26	D5
13	WR	27	D ₆
14	V _{DD}	28	D7






NOTES:

1. DIMENSIONS ARE IN mm (INCHES). 2. UNLESS OTHERWISE SPECIFIED, TOLERANCE ON ALL DIMENSIONS IS \pm 0.25 mm (0.010 INCH). 3. FOR YELLOW AND GREEN DEVICES ONLY.

ASCII Character Set HDSP-210X, HDSP-211X, HDSP-250X Series



Recommended Operating Conditions

Parameter	Symbol	Minimum	Nominal	Maximum	Units
Supply Voltage	V _{DD}	4.5	5.0	5.5	V

Electrical Characteristics Over Operating Temperature Range (-45°C to +85°C)

		$T_{A} = 25$	°C	-45°C < T _A <	< + 85°C		
		$V_{DD} = 5$.0	4.5 V < V _{DD}	< 5.5 V		
Parameter	Symbol	Тур.	Max.	Min.	Max.	Units	Test Conditions
Input Leakage	I _{IH}				1.0	μΑ	$V_{IN} = 0$ to V_{DD} ,
(Input without pullup)	IIL				-1.0		pins CLK, D ₀ -D A ₀ -A ₄
Input Current	I _{IPL}	-11	-18		-30	μΑ	$V_{IN} = 0$ to V_{DD} ,
(Input with pullup)							pins CLS, RST, WR, RD, CE, FL
I _{DD} Blank	I _{DD} (BLK)	0.5	3.0		4.0	mA	$V_{IN} = V_{DD}$
I _{DD} 8 digits	I _{DD} (V)	200	255		330	mA	"V" on in all 8
12 dots/character ^[1,2]							locations
I _{DD} 8 digits	I _{DD} (#)	300	370		430	mA	"#" on in al
20 dots/character ^[1,2,3,4]							locations
Input Voltage High	V _{IH}			2.0	V _{DD}	V	
					+0.3		
Input Voltage Low	VIL			GND	0.8	V	
				-0.3 V			
Output Voltage High	V _{OH}			2.4		V	$V_{DD} = 4.5 V,$
							I _{OH} = -40 μA
Output Voltage Low	V _{OL}				0.4	V	$V_{DD} = 4.5 V_{,}$
D ₀ -D ₇							l _{OL} = 1.6 mA
Output Voltage Low	V _{OL}				0.4	V	$V_{DD} = 4.5 V_{,}$
CLK							l _{OL} = 40 μA
High Level Output Current	I _{OH}				-60	mA	V _{DD} = 5.0 V
Low Level Output Current	I _{OL}				50	mA	$V_{DD} = 5.0 V$
Thermal Resistance IC Junction-to-Case	Rθ _{J-C}	15				°C/W	

Notes:

1. Average I_{DD} measured at full brightness. See Table 2 in Control Word Section for I_{DD} at lower brightness levels. Peak I_{DD} = 28/15 x I_{DD} (#).

2. Maximum I_{DD} occurs at -55°C. 3. Maximum I_{DD} (#) = 355 mA at V_{DD} = 5.25 V and IC T_J = 150°C. 4. Maximum I_{DD} (#) = 375 mA at V_{DD} = 5.5 V and IC T_J = 150°C.

Optical Characteristics at 25°C^[1]

	Part	Luminous Intensity Character Average (#) Iv (mcd)		Peak Wavelength λ _{Peak}	Dominant Wavelength 入 _d
Description	Number	Min.	Тур.	(nm)	(nm)
AlGaAs	HDSP-2107 -2504	5.0	15.0	645	637
HER	HDSP-2112 -2502	2.5	7.5	635	626
Orange	HDSP-2110 -2500	2.5	7.5	600	602
Yellow	HDSP-2111 -2501	2.5	7.5	583	585
High Performance Green	HDSP-2113 -2503	2.5	7.5	568	574

 $V_{DD} = 5.0 V$ at Full Brightness

Note:

1. Refers to the initial case temperature of the device immediately prior to measurement.

AC Timing Characteristics Over Temperature Range (-45°C to +85°C)

4.5 V < Vnn	< 5.5 V.	, unless otherwise specified

Symbol	Description	Min. ^[1]	Units
t _{ACC}	Display Access Time		
	Write	210	
	Read	230	ns
t _{ACS}	Address Setup Time to Chip Enable	10	ns
t _{CE}	Chip Enable Active Time ^[2,3]		
	Write	140	
	Read	160	ns
t _{ACH}	Address Hold Time to Chip Enable	20	ns
t _{CER}	Chip Enable Recovery Time	60	ns
t _{CES}	Chip Enable Active Prior to Rising Edge of ^[2,3]		
	Write	140	
	Read	160	ns
t _{CEH}	Chip Enable Hold Time to Rising Edge of		
	Read/Write Signal ^[2,3]	0	ns
t _W	Write Active Time	100	ns
t _{WSU}	Data Write Setup Time	50	ns
t _{WH}	Data Write Hold Time	20	ns
t _R	Chip Enable Active Prior to Valid Data	160	ns
t _{RD}	Read Active Prior to Valid Data	75	ns
t _{DF}	Read Data Float Delay	10	ns
t _{RC}	Reset Active Time ^[4]	300	ns
	tacc tacs tce tach tcer tces tces tceh tceh tw twsu twsu twh twh tr tr tr tr tr tof tof	tACC Display Access Time Write Read tACS Address Setup Time to Chip Enable tCE Chip Enable Active Time ^[2,3] Write Read tACH Address Hold Time to Chip Enable tCER Chip Enable Recovery Time tCES Chip Enable Active Prior to Rising Edge of ^[2,3] Write Read tCEA Chip Enable Active Prior to Rising Edge of Read/Write Signal ^[2,3] tW Write Active Time tWSU Data Write Setup Time tWH Data Write Hold Time tRD Read Active Prior to Valid Data tRD Read Active Prior to Valid Data	tACCDisplay Access Time Write Read210 230tACSAddress Setup Time to Chip Enable10tCEChip Enable Active Time ^[2,3] Write Read140 160tACHAddress Hold Time to Chip Enable20tCERChip Enable Recovery Time60tCESChip Enable Active Prior to Rising Edge of Read140 160tCEBChip Enable Active Prior to Rising Edge of Read/Write Signal ^[2,3] 140 0tCEHChip Enable Hold Time to Rising Edge of Read/Write Signal ^[2,3] 0tWWWrite Active Time100tWSUData Write Setup Time50tWHData Write Hold Time20tRChip Enable Active Prior to Valid Data160tWHData Write Hold Time20tRChip Enable Active Prior to Valid Data75tDFRead Active Prior to Valid Data10

Notes:

1. Worst case values occur at an IC junction temperature of 150°C.

2. For designers who do not need to read from the display, the Read line can be tied to V_{DD} and the Write and Chip Enable lines can be tied together.

3. Changing the logic levels of the Address lines when $\overline{CE} = "0"$ may cause erroneous data to be entered into the Character RAM, regardless of the logic levels of the WR and \overline{RD} lines.

4. The display must not be accessed until after 3 clock pulses (110 µs min. using the internal refresh clock) after the rising edge of the reset line.

AC Timing Characteristics Over Temperature Range (-45°C to +85°C)

Symbol	Description	25°C Typ.	Min. ^[1]	Units
Fosc	Oscillator Frequency	57	28	kHz
$F_{RF}^{[2]}$	Display Refresh Rate	256	128	Hz
F _{FL} ^[3]	Character Flash Rate	2	1	Hz
t _{ST} ^[4]	Self Test Cycle Time	4.6	9.2	sec


 $4.5 \text{ V} < \text{V}_{\text{DD}} < 5.5 \text{ V}$, unless otherwise specified

Notes:

1. Worst case values occur at an IC junction temperature of 150°C.


2. $F_{RF} = F_{OSC}/224$. 3. $F_{FL} = F_{OSC}/28,672$. 4. $t_{ST} = 262,144/F_{OSC}$.

Write Cycle Timing Diagram




INPUT PULSE LEVELS: 0.6 V to 2.4 V

Read Cycle Timing Diagram



INPUT PULSE LEVELS: 0.6 V to 2.4 V OUTPUT REFERENCE LEVELS: 0.6 V to 2.2 V OUTPUT LOADING = 1 TTL LOAD AND 100 pF

Relative Luminous Intensity vs. Temperature



Electrical Description

Pin Function	Description						
	•						
RESET (RST, pin 1)	Initializes the display.						
FLASH (FL, pin 2)	\overline{FL} low indicates an access to the Flash RAM and is unaffected by the state of address lines $A_3\text{-}A_4.$						
ADDRESS INPUTS (A ₀ -A ₄ , pins 3-6, 10)	Each location in memory has a distinct address. Address inputs (A_0-A_2) select a specific location in the Character RAM, the Flash RAM or a particular row in the UDC (User-Defined Character) RAM. A_3 - A_4 are used to select which section of memory is accessed. Table 1 shows the logic levels needed to access each section of memory.						
	Table 1. Logic Levels to Acc	ess M	emor	у			
	Section of Memory	FL		A ₃	A ₂ A ₁ A ₀		
	Flash RAM	0	Х	Х	Char. Address		
	UDC Address Register		0	0	Don't Care		
	UDC RAM 1 0 1 Row Address						
	Control Word Register		1	0	Don't Care		
	Character RAM	1	1	1	Character Address		
CLOCK SELECT (CLS, pin 11)	Used to select either a	n int	terna	l (CL	S = 1) or external (CLS = 0) clock source.		
CLOCK INPUT/OUTPUT (CLK, pin 12)	Outputs the master cl	ock (CLS	= 1)	or inputs a clock (CLS = 0) for slave displays.		
WRITE (WR, pin 13)	Data is written into the	e dis	play	whe	en the $\overline{\mathrm{WR}}$ input is low and the $\overline{\mathrm{CE}}$ input is low.		
CHIP ENABLE (CE, pin 17)	Must be at a logic low each read and write cy		ad o	r writ	te data to the display and must go high between		
READ (RD, pin 18)	Data is read from the o	displ	ay w	hen	the $\overline{\text{RD}}$ input is low and the $\overline{\text{CE}}$ input is low.		
DATA Bus (D ₀ -D ₇ , pins 19, 20, 23-28)	Used to read from or write to the display.						
GND (SUPPLY) (pin 15)	Analog ground for the LED drivers.						
GND (LOGIC) (pin 16)	Digital ground for inte	rnal	logi	Ξ.			
V _{DD} (POWER) (pin 14)	Positive power supply input.						




Figure 1. HDSP-210X/-211X/-212X/-250X internal block diagram.

Display Internal Block Diagram

Figure 1 shows the internal block diagram of the HDSP-210X/-211X/-250X displays. The CMOS IC consists of an 8 byte Character RAM, an 8 bit Flash RAM, a 128 character ASCII decoder, a 16 character UDC RAM, a UDC Address

Register, a Control Word Register, and refresh circuitry necessary to synchronize the decoding and driving of eight 5 x 7 dot matrix characters. The major user-accessible portions of the display are listed below:

Character RAM	This RAM stores either ASCII character data or a UDC RAM address.
Flash RAM	This is a 1 x 8 RAM which stores Flash data.
User-Defined Character RAM (UDC RAM)	This RAM stores the dot pattern for custom characters.
User-Defined Character Address Register (UDC Address Register)	This register is used to provide the address to the UDC RAM when the user is writing or reading a custom character.
Control Word Register	This register allows the user to adjust the display brightness, flash individual characters, blink, self test, or clear the display.

Character RAM

Figure 2 shows the logic levels needed to access the HDSP-210X/-211X/-250X Character RAM. During a normal access, the $\overline{CE} = "0"$ and either $\overline{RD} = "0"$ or $\overline{WR} =$ "0." However, erroneous data may be written into the Character RAM if the address lines are unstable when CE = "0" regardless of the logic levels of the \overline{RD} or \overline{WR} lines. Address lines A₀-A₂ are used to select the location in the Character RAM. Two types of data can be stored in each Character RAM location: an ASCII code or a UDC RAM address. Data bit D7 is used to differentiate between the ASCII character and a UDC RAM address. $D_7 = 0$ enables the ASCII decoder and $D_7 = 1$ enables the UDC RAM. D_0 -D₆ are used to input ASCII data and D₀-D₃ are used to input a UDC address.

	RST	CE	WR	RD						
			0	0	UNDEFINED					
	1	0	0	1	WRITE TO DISPLAY					
	1		1	0	READ FROM DISPLAY					
			1	1	UNDEFINED					
1	CONTROL SIGNALS									

FL	A ₄	A ₃	A ₂	A ₁	A ₀	
1	1	1		ARACI		000 = LEFT MOST 111 = RIGHT MOST

CHARACTER RAM ADDRESS

D7	D ₆	D_5	D ₄	D_3	D ₂	D ₁	Do			
0		128 ASCII CODE								
1	x	X X X UDC CODE								

CHARACTER RAM DATA FORMAT

DIG	DIG ₁	DIG ₂	DIG ₃	DIG ₄	DIG ₅	DIG ₆	DIG ₇		
000	001	010	011	100	101	110	111		
SYMBOL IS ACCESSED IN LOCATION SPECIFIED BY THE CHARACTER ADDRESS ABOVE									

DISPLAY 0 = LOGIC 0; 1 = LOGIC 1; X = D0 NOT CARE

Figure 2. Logic levels to access the character RAM.

UDC RAM and UDC Address Register

Figure 3 shows the logic levels needed to access the UDC RAM and the UDC Address Register. The UDC Address Register is eight bits wide. The lower four bits (D_0 - D_3) are used to select one of the 16 UDC locations. The upper four bits (D_4 - D_7) are not used. Once the UDC address has been stored in the UDC Address Register, the UDC RAM can be accessed.

To completely specify a 5 x 7 character, eight write cycles are required. One cycle is used to store the UDC RAM address in the UDC Address Register and seven cycles are used to store dot data in the UDC RAM. Data is entered by rows and one cycle is needed to access each row. Figure 4 shows the organization of a UDC character assuming the symbol to be stored is an "F." A₀-A₂ are used to select the row to be accessed and D₀-D₄ are used to transmit the row dot data. The upper three bits (D₅-D₇) are ignored. D₀ (least significant bit) corresponds to the right most column of the 5 x 7 matrix and D₄ (most significant bit) corresponds to the left most column of the 5 x 7 matrix.

Flash RAM

Figure 5 shows the logic levels needed to access the Flash RAM. The Flash RAM has one bit associated with each location of the Character RAM. The Flash input is used to select the Flash RAM while address lines A_3 - A_4 are ignored. Address lines A_0 - A_2 are used to select the location in the Flash RAM to store the attribute. D_0 is used to store or remove the flash attribute. $D_0 = "1"$ stores the attribute and $D_0 = "0"$ removes the attribute.

When the attribute is enabled through bit 3 of the Control Word and a "1" is stored in the Flash RAM, the corresponding character will flash at approximately 2 Hz. The actual rate is dependent on the clock frequency. For an external clock the flash rate can be calculated by dividing the clock frequency by 28,672.

RST	CE	WR	RD							
		0	0	UNDEFINED						
1	0	0	1	WRITE TO DISPLAY						
'		1	0	READ FROM DISPLAY						
		1	1	UNDEFINED						
CONTR	CONTROL SIGNALS									

FL	A ₄	A ₃	A ₂	A ₁	A ₀
1	0	0	x	х	х

UDC ADDRESS REGISTER ADDRESS

D7	D ₆	D ₅	D_4	D_3	D_2	D ₁	Do
x	х	х	х		UDC	CODE	

UDC ADDRESS REGISTER DATA FORMAT

	RST	CE	WR	RD						
		0	0	0	UNDEFINED					
	1		0	1	WRITE TO DISPLAY					
			1	0	READ FROM DISPLAY					
			1	1	UNDEFINED					
(CONTROL SIGNALS									

FL	A ₄	A ₃	A ₂	A ₁	A ₀	
1	0	1	RO	W SELI	ECT	000 = ROW 1 110 = ROW 7

UDC RAM ADDRESS

_	D7	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀
	х	х	х		D	OT DAT	Α	
	JDC RA Data f	M ORMAT		C 0 L 1				C 0 L 5

0 = LOGIC 0; 1 = LOGIC 1; X = DO NOT CARE

Figure 3. Logic levels to access a UDC character.

C 0 L 1	C 0 L 2	C 0 L 3	C 0 L 4	C 0 L 5			
D۸	D ₃	D2	D₁	Do		UDC CHARACTER	HEX CODE
1	1	1	1	1	ROW 1		1F
1	Ó	Ó	Ó	Ó	ROW 2	•	10
1	Ó	Ó	Ó	Ó	ROW 3	•	10
1	1	1	1	0	ROW 4		1D
1	0	0	0	0	ROW 5	•	10
1	0	0	0	0	ROW 6	•	10
1	0	0	0	0	ROW 7	•	10
IGI	NOR	ED					

0 = LOGIC 0; 1 = LOGIC 1; * = ILLUMINATED LED

Figure 4. Data to load ""F" into the UDC RAM.

Control Word Register

Figure 6 shows how to access the Control Word Register. This 8-bit register performs five functions: Brightness control, Flash RAM control, Blinking, Self Test, and Clear. Each function is independent of the others; however, all bits are updated during each Control Word write cycle.

Brightness (Bits 0-2)

Bits 0-2 of the Control Word adjust the brightness of the display. Bits 0-2 are interpreted as a three bit binary code with code (000) corresponding to maximum brightness and code (111) corresponding to a blanked display. In addition to varying the display brightness, bits 0-2 also vary the average value of I_{DD}. I_{DD} can be calculated at any brightness level by multiplying the percent brightness level by the value of I_{DD} at the 100% brightness level. These values of I_{DD} are shown in Table 2.

Flash Function (Bit 3)

Bit 3 determines whether the flashing character attribute is on or off. When bit 3 is a"1," the output of the Flash RAM is checked. If the content of a location in the Flash RAM is a "1," the associated digit will flash at approximately 2 Hz. For an external clock, the blink rate can be calculated by driving the clock frequency by 28,672. If the flash enable bit of the Control Word is a "0," the content of the Flash RAM is ignored. To use this function with multiple display systems, see the Display Reset section.

Blink Function (Bit 4)

Bit 4 of the Control Word is used to synchronize blinking of all eight digits of the display. When this bit is a "1" all eight digits of the display will blink at approximately 2 Hz. The actual rate is dependent on the clock frequency. For an external clock, the blink rate can be calculated by dividing the clock frequency by 28,672. This function will override the Flash function when it is active. To use this function with multiple display systems, see the Display Reset section.

RST	CE	WR	RD	
		0	0	UNDEFINED
1	0	0	1	WRITE TO DISPLAY
'	U	1	0	READ FROM DISPLAY
		1	1	UNDEFINED

CONTROL SIGNALS

	FL	A ₄	A ₃	A ₂	A ₁	A ₀	
	0	x	x				000 = LEFT MOST 111 = RIGHT MOST
j				-			-

FLASH RAM ADDRESS

	D7	D ₆	D_5	D_4	D_3	D ₂	D ₁	Do	REMOVE FLASH AT
	v	v	v	v	v	v	х	0	SPECIFIED DIGIT LOCATION
	^	^	^	^	^	^	^	1	STORE FLASH AT
I	LASH	RAM D	ATA FO	RMAT					SPECIFIED DIGIT LOCATION

0 = LOGIC 0: 1 = LOGIC 1: X = DO NOT CARE


Figure 5. Logic levels to access the flash RAM.

RST	CE	WR	RD	
		0	0	UNDEFINED
1	0	0	1	WRITE TO DISPLAY
1	U	1	0	READ FROM DISPLAY
		1	1	UNDEFINED

CONTROL SIGNALS

FL	A ₄	A ₃	A ₂	A ₁	A ₀
1	1	0	х	х	х

CONTROL WORD ADDRESS



1 CLEAR FLASH AND CHARACTER RAMS

CONTROL WORD DATA FORMAT

0 = LOGIC 0; 1 = LOGIC 1; X = DO NOT CARE

Figure 6. Logic levels to access the control word register

				%	Current at 25°C	
Symbol	D ₂	D ₁	Do	Brightness	Тур.	Units
I _{DD} (V)	0	0	0	100	200	mA
	0	0	1	80	160	mA
	0	1	0	53	106	mA
	0	1	1	40	80	mA
	1	0	0	27	54	mA
	1	0	1	20	40	mA
	1	1	0	13	26	mA

Self Test Function (Bits 5, 6)

Bit 6 of the Control Word Register is used to initiate the self test function. Results of the internal self test are stored in bit 5 of the Control Word. Bit 5 is a read only bit where bit 5 = "1" indicates a passed self test and bit 5 = "0" indicates a failed self test.

Setting bit 6 to a logic 1 will start the self test function. The built-in self test function of the IC consists of two internal routines which exercise major portions of the IC and illuminate all of the LEDs. The first routine cycles the ASCII decoder ROM through all states and performs a checksum on the output. If the checksum agrees with the correct value, bit 5 is set to "1." The second routine provides a visual test of the LEDs using the drive circuitry. This is accomplished by writing checkered and inverse checkered patterns to the display. Each pattern is displayed for approximately 2 seconds.

During the self test function the display must not be accessed. The time needed to execute the self test function is calculated by multiplying the clock period by 262,144. For example, assume a clock frequency of 58 KHz, then the time to execute the self test function frequency is equal to (262,144/58,000) = 4.5 second duration.

At the end of the self test function, the Character RAM is loaded with blanks, the Control Word Register is set to zeros except for bit 5, the Flash RAM is cleared, and the UDC Address Register is set to all ones.

Clear Function (Bit 7)

Bit 7 of the Control Word will clear the Character RAM and the Flash RAM. Setting bit 7 to a "1" will start the clear function. Three clock cycles (110 ms minimum using the internal refresh clock) are required to complete the clear function. The display must not be accessed while the display is being cleared. When the clear function has been completed, bit 7 will be reset to a "0." The ASCII character code for a space (20H) will be loaded into the Character RAM to blank the display and the Flash RAM will be loaded with "0"s. The UDC RAM, UDC Address Register, and the remainder of the Control Word are unaffected.

RST	CE	WR	RD	FL	A4 -A0	D7 -D0
0	1	x	x	x	x	x

0 = LOGIC 0; 1 = LOGIC 1; X = D0 NOT CARE Note: IF RST, CE, and WR are low, unknown Data May be written into the Display.

Figure 7. Logic levels to reset the display.

Display Reset

Figure 7 shows the logic levels needed to Reset the display. The display should be Reset on Power-up. The external Reset clears the Character RAM, Flash RAM, Control Word and resets the internal counters. After the rising edge of the Reset signal, three clock cycles (110 µs minimum using the internal refresh clock) are required to complete the reset sequence. The display must not be accessed while the display is being reset. The ASCII Character code for a space (20H) will be loaded into the Character RAM to blank the display. The Flash RAM and Control Word Register are loaded with all "0"s. The UDC RAM and UDC Address Register are unaffected. All displays which operate with the same clock source must be simultaneously reset to synchronize the Flashing and Blinking functions.

Mechanical and Electrical Considerations

The HDSP-210X/-211X/-250X are 28 pin dual-in-line packages with 26 external pins. The devices can be stacked horizontally and vertically to create arrays of any size. The HDSP-210X/-211X/-250X are designed to operate continuously from -45°C to +85°C with a maximum of 20 dots on per character at 5.25 V. Illuminating all thirty-five dots at full brightness is not recommended.

The HDSP-210X/-211X/-250X are assembled by die attaching and wire bonding 280 LED chips and a CMOS IC to a thermally conductive printed circuit board. A poly-carbonate lens is placed over the PC board creating an air gap over the LED wire bonds. A protective cap creates an air gap over the CMOS IC. Backfill epoxy environmentally seals the display package. This package construction makes the display highly tolerant to temperature cycling and allows wave soldering.

The inputs to the IC are protected against static discharge and input current latchup. However, for best results standard CMOS handling precautions should be used. Prior to use, the HDSP-210X/-211X/-250X should be stored in antistatic tubes or in conductive material. During assembly, a grounded conductive work area should be used, and assembly personnel should wear conductive wrist straps. Lab coats made of synthetic material should be avoided since they are prone to static buildup. Input current latchup is caused when the CMOS inputs are subjected to either a voltage below ground (V_{IN} < ground) or to a voltage higher than V_{DD} (V_{IN} > V_{DD}) and when a high current is forced into the input. To prevent input current latchup and ESD damage, unused inputs should be connected either to ground or to V_{DD}. Voltages should not be applied to the inputs until V_{DD} has been applied to the display.

Thermal Considerations

The HDSP-210X/-211X/-212X/250X have been designed to provide a low thermal resistance path for the CMOS IC to the 26 package pins. Heat is typically conducted through the traces of the printed circuit board to free air. For most applications no additional heatsinking is required.

Measurements were made on a 32 character display string to determine the thermal resistance of the display assembly. Several display boards were constructed using 0.062 in. thick printed circuit material, and one ounce copper 0.020 in. traces. Some of the device pins were connected to a heatsink formed by etching a copper area on the printed circuit board surrounding the display. A maximally metallized printed circuit board was also evaluated. The junction temperature was measured for displays soldered directly to these PC boards, displays installed in sockets, and finally displays installed in sockets with a filter over the display to restrict airflow. The results of these thermal resistance measurements, Rq_{J-A} are shown in Table 3 and include the effects of Rq_{J-C}.

Ground Connections

Two ground pins are provided to keep the internal IC logic ground clean. The designer can, when necessary, route the analog ground for the LED drivers separately from the logic ground until an appropriate ground plane is available. On long interconnections between the display and the host system, the designer can keep voltage drops on the analog ground from affecting the display logic levels by isolating the two grounds.

The logic ground should be connected to the same ground potential as the logic interface circuitry. The analog ground and the logic ground should be connected at a common ground which can withstand the current introduced by the switching LED drivers. When separate ground connections are used, the analog ground can vary from -0.3 V to +0.3 V with respect to the logic ground. Voltage below -0.3 V can cause all dots to be on. Voltage above +0.3 V can cause dimming and dot mismatch.

Table 3. Thermal Resistance, θ_{JA} , Using Various Amounts of Heatsinking Material

Heatsinking Metal per Device sq. in.	W/Sockets W/O Filter (Avg.)	W/O Sockets W/O Filter (Avg.)	W/Sockets W/Filter (Avg.)	Units
0	31	30	35	°C/W
1	31	28	33	°C/W
3	30	26	33	°C/W
Max. Metal	29	25	32	°C/W
4 Board Avg	30	27	33	°C/W

Soldering and Post Solder Cleaning Instructions for the HDSP-210X/-211X/-250X

The HDSP-210X/-211X/-250X may be hand soldered or wave soldered with SN63 solder. When hand soldering, it is recommended that an electronically temperature controlled and securely grounded soldering iron be used. For best results, the iron tip temperature should be set at 315°C (600°F). For wave soldering, a rosin-based RMA flux can be used. The solder wave temperature should be set at 245°C \pm 5°C (473°F \pm 9°F), and the dwell in the wave should be set between 1¹/₂ to 3 seconds for optimum soldering. The preheat temperature should not exceed 105°C (221°F) as measured on the solder side of the PC board.

For additional information on soldering and post solder cleaning, see Application Note 1027, *Soldering LED Components*.

Contrast Enhancement

The objective of contrast enhancement is to provide good readability in a variety of ambient lighting conditions. For information on contrast enhancement see Application Note 1015, *Contrast Enhancement Techniques for LED Displays*.

Intensity Bin Limits for HDSP-2107

Color	Bin	Limits
-------	-----	--------

intensity n	lange (mcd)	
Min.	Max.	
5.12	9.01	
7.68	13.52	
11.52	20.28	
17.27	30.42	
25.39	45.63	
	5.12 7.68 11.52 17.27	5.12 9.01 7.68 13.52 11.52 20.28 17.27 30.42

Note:

Test conditions as specified in Optical Characteristic table.

Color Range (nm) Color Bin Min. Max. Yellow 3 581.5 585.0 4 584.0 587.5 5 586.5 590.0 6 592.5 589.0 7 591.5 595.0 Green 1 576.0 580.0 2 573.0 577.0 3 570.0 574.0 4 567.0 571.5

Intensity Bin Limits for HDSP-211x and HDSP-250x

	Intensity Range (mcd)					
Bin	Min.	Max.				
G	2.50	4.00				
Н	3.41	6.01				
I	5.12	9.01				
J	7.68	13.52				
K	11.52	20.28				

Note:

Test conditions as specified in Optical Characteristic table.

Note:

Test conditions as specified in Optical Characteristic table.

For product information and a complete list of distributors, please go to our website: www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies Limited in the United States and other countries. Data subject to change. Copyright © 2006 Avago Technologies Limited. All rights reserved. Obsoletes 5989-3183EN AV02-0629EN - July 26, 2007

