TMS320C6748 Fixed/Floating-Point DSP Silicon Revisions 2.1, 2.0, 1.1 and 1.0

Silicon Errata



Literature Number: SPRZ303F June 2009–Revised April 2012



TMS320C6748 Silicon Revisions 2.1, 2.0, 1.1 and 1.0

1 Introduction

This document describes the known exceptions to the functional specifications for the TMS320C6748 Fixed/Floating-Point DSP . For more detailed information, see the *TMS320C6748 Fixed/Floating-Point DSP* data manual (SPRS590).

1.1 Device and Development Support Tool Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all devices and support tools. Each commercial family member has one of three prefixes: TMX, TMP, or TMS (e.g.,). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully-qualified production devices/tools (TMS/TMDS).

Device development evolutionary flow:

TMX Experimental device that is not necessarily representative of the final device's electrical

specifications

TMP Final silicon die that conforms to the device's electrical specifications but has not

completed quality and reliability verification

TMS Fully-qualified production device Support tool development evolutionary flow:

TMDX Development-support product that has not yet completed Texas Instruments internal

qualification testing

TMDS Fully-qualified development-support product

TMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.



www.ti.com Introduction

1.2 Revision Identification

The silicon revision is identified by a code marked on the package. Please see the figure Device nomenclature in the data manuals Packaging information section for coding details. Table 1 describes the relationship between device revision code and silicon revision.

Table 1. C6748 Device Revision Codes

| DEVICE REVISION CODE (xx) | SILICON REVISION | COMMENTS |
|------------------------------|---------------------|---|
| В | 2.1 | Silicon Revision 2.1 can be differentiated from Revision 2.0 by a top side '21' marking on the package. See Figure 1 for details. Additionally the ROM ID code may be used to distinguish Revision 2.1 from Revision 2.0 |
| В | 2.0 | - |
| A | 1.1 | - |
| (blank) | 1.0 | - |




Figure 1. Device Markings



2 Silicon Revision 2.1 Usage Notes and Known Design Exceptions to Functional Specifications

This section describes the usage notes and advisories that apply to silicon revision 2.1 of the device.

2.1 Usage Notes for Silicon Revision 2.1

Usage notes highlight and describe particular situations where the device's behavior may not match presumed or documented behavior. This may include behaviors that affect device performance or functional correctness. These usage notes will be incorporated into future documentation updates for the device (such as the device-specific data sheet), and the behaviors they describe will not be altered in future silicon revisions.

2.1.1 USB0: Generic RNDIS Usage Note

On all silicon revisions, when using Generic RNDIS mode, the user should ensure that the DMA configuration has completed prior to the host starting a transfer. This condition is sometimes violated when performing a back-to-back data transfers (not transactions). If a new transfer is scheduled by a host while the device is working on the previous transfer and the data transfer size for the new transfer is different than the previous transfer data size, then there exists a contention between the two transfer sizes creating undesired behavior resulting with a DMA lock up. A case in point where this violation could happen is demonstrated by the example below.

A user configures the DMA in Generic RNDIS mode expecting a data size of 512 bytes or less from a host. The host sends 512 bytes or less of data to the device. While the device is in the process of working on the received data to figure out the size of the next data transfer, the host starts a new data transfer addressing the same endpoint. Since the endpoint FIFO is empty, the device accepts the data and the DMA starts to transfer the received data from the receive FIFO to memory. At the same time, the application on the device side finishes and figures out the next transfer data size (using the data received from previous transfer) and reconfigures the Generic DMA Size register for the second transfer. If the second transfer size is different from the first transfer size, the contention happens at this point. The host has already started the second transfer prior to the device re-configuring the DMA parameters. The application on the device side, updates the DMA size register content for the second transfer while the DMA is in the middle of the second transfer using the DMA size register content of the first transfer. This effectively results with altering the DMA size register content while the DMA is in the middle of a transfer. Changing DMA parameters while in the middle of a transfer is not allowed and when done it will create undesirable outcomes.

Workaround: This is not a bug and for this reason, there exists no workaround. This is a caution for the user to be aware of this issue and hence to ensure that this scenario is avoided. If there exists an idle time in between the two back-to-back transfers, this issue will not exist. When expecting a back-to-back transfer where RNDIS mode can not be used, the user needs to use TRANSPARENT mode. When using TRANSPARENT mode, the application will be receiving more interrupts, i.e., interrupt will be generated on each USB packets as opposed to receiving a single interrupt on the completion of a transfer.

2.1.2 USB0: Isochronous Interrupt Loading Usage Note

On all silicon revisions, when the USB Controller Endpoint is enabled to handle Isochronous type of transfer, the controller supports a single configuration for interrupt generation, which is for interrupt to be generated for every ISO packet received or sent, i.e., transfer size is equal to packet size. The option of generating interrupt on multiple ISO packets received or sent is not available. Since ISO transfer can be scheduled to happen on every micro-frame or frame, the number of interrupts generated could overwhelm the system. This is not a problem as long as there is enough CPU power available to handle all interrupts. However, some applications may be running low on available CPU time and may desire to service/process multiple ISO packets at a time. The option for handling ISO interrupts in a batch is not available. The user should ensure that enough CPU power is available to handle all ISO interrupts in order to avoid missing interrupts resulting with missing ISO packets.



2.1.3 LCDC: Underflow During Initialization

During LCDC initialization, there is the potential for a FIFO underflow condition to occur. A FIFO underflow condition occurs when the input FIFO is completely empty and the LCDC raster controller logic that drives data to the output pins attempts to fetch data from the FIFO. When a FIFO underflow condition occurs, incorrect data will be driven out on the LCDC data pins.

An underflow condition will occur if the DDR2/mDDR Controller issues a refresh command to the SDRAM memory during LCDC start up/initialization. The error condition will be captured in the LCD Status register (LCD_STAT) in the FIFO underflow status (FUF) bit field. If the FUF_EN bit is enabled in Raster Control Register (RASTER_CTRL), the LCDC will send an interrupt to the CPU.

The FIFO underflow described above is not expected to be a common occurrence because of the unlikely alignment of events required to produce the underflow condition.

The DDR2/mDDR Controller hardware automatically schedules refresh commands to the SDRAM memory. Therefore, it is not possible for the user/application code to schedule DDR2/mDDR Controller refresh commands to prevent them from being initiated during LCDC start up. This means that it is not possible to prevent a DDR2/mDDR Controller refresh occurrence during the start up of the LCDC.


Software should poll the FUF bit field in the LCD_STAT register to check if an error condition has occurred or service the interrupt if FUF_EN is enabled when FUF occurs. If the FUF bit field has been set to 1, this will indicate an underflow condition has occurred and then the software should execute a reset of the LCDC via the LPSC.

This problem may occur if the LCDC FIFO threshold size (LCDDMA_CTRL[TH_FIFO_READY]) is left at its default value after reset. Increasing the FIFO threshold size will reduce or eliminate underflows. Setting the threshold size to 256 double words or larger is recommended.

2.1.4 System-Level ESD Immunity Usage Note

On all silicon revisions, certain design elements make this device susceptible to radiated noise during an ESD strike, as described in the standard IEC 61000-4-2. Exposure to the electrical noise caused by the ESD can cause soft device failures due to noise coupling on the system clock (OSCIN). ESD events within the IEC spec range do not cause permanent device damage and full functionality is recoverable with a device reset. The sensitivity to this noise issue is primarily due to the 1.2V oscillator/clock input implemented on this device. The low voltage range, coupled with slow rise and fall times, provides a lower noise margin than other TI devices with higher voltage internal oscillators (e.g. 1.8V or 3.3V oscillators).

If ESD robustness is a concern, it is strongly recommended to avoid using the internal oscillator as a clock source. An external 3.3V clock source with a resistor voltage divider as in Figure 2 can be used to externally generate the required 1.2V input clock. By using an external clock input with fast rise/fall times (less than 5 ns), the noise margin improves significantly, increasing ESD noise resistance.



Legend: L1 = ferrite bead; C1 = 0.1 uF; R1 = 165 ohm / 5%; R2 = 100 ohm / 5%

Figure 2. External 3.3V Clock Source

In addition to using an external clock source, several other board and software recommendations specific to this device can improve system-level ESD immunity:

• The OSCIN and OSCVSS (and OSCOUT, if used) should be routed as short as possible to reduce their ability to pick up EMI noise.



- Route the OSCIN signal on inner board layers where it is shield by power and ground planes.
- Disable the DLL REFCLK signal in the DDR EMIF PHY. This prevents the DLL used by the DDR PHY
 from dynamically tracking glitches on the input clock. This can be done after normal DDR initialization
 by setting the following bit in the DDR PHY Control Register (0xB00000E4):

DRPYC1R $| = 0 \times 00002000;$

- The processor should be provided as much power supply decoupling as is practical and placed as close to the processor as possible.
- Follow the entire DDR interface implementation requirements in the device datasheet.
- Implement the PLL filtering circuits shown in the device datasheet.

These recommendations are in addition to standard methods for increasing system ESD immunity, such as using shielding enclosures, proper grounding and PCB stackup, and ESD protection circuitry.

2.2 Silicon Revision 2.1 Known Design Exceptions to Functional Specifications

The advisories are not enumerated in sequential order and hence some numbers may not appear in the document

Table 2. Silicon Revision 2.1 Advisory List

| Title P | Page |
|---|------|
| Advisory 2.1.1 — DMA Access to L2 RAM Can Stall When DMA and C674x CPU Command Priorities Are Equal | 7 |
| Advisory 2.1.3 — USB0: Extraneous RESET Interrupt | 9 |
| Advisory 2.1.4 — EMIFA: Asynchronous Memory Timeout Error Persistence | 10 |
| Advisory 2.1.5 — A Single CHIPINTn Interrupt Event Will Register Multiple Times in the DSP Event Combiner Module (ECM) | 11 |
| Advisory 2.1.6 — Potential USB2.0 Soft Reset Timing Violation | 12 |
| Advisory 2.1.9 — Vil on Dual-Voltage LVCMOS Input Buffers Operated at 3.3V | 13 |
| Advisory 2.1.13 — Incorrect Masking of the C674x CSR:SAT Bit | 16 |
| Advisory 2.1.17 — SDMA Activity Can Corrupt L1D When L2 Is Configured as Mixed/Cache/SRAM | 17 |
| Advisory 2.1.18 — DVDD18 Can Pull Up to 2.7V When Using Dual-Voltage IOs at 3.3V | 20 |
| Advisory 2.1.19 — USB 2.0 On-The-Go (OTG) Session Request Protocol (SRP) Is Not Supported | 24 |
| Advisory 2.1.21 — USB0 PLL Mean Frequency Can Drift Across Large Temperature Swings | 25 |
| Advisory 2.1.22 — SATA: Link Establishment Fails With SATA GEN3 Capable Targets | 27 |
| Advisory 2.1.23 — BOOT: Internal Pullup Resistors for BOOT[7:0] Pins Are Sometimes Enabled During Reset, Leading to Boot Failures | 29 |



Advisory 2.1.1

DMA Access to L2 RAM Can Stall When DMA and C674x CPU Command Priorities Are Equal

Revision(s) Affected

2.1 and earlier

Details

Note: DMA refers to all non-CPU requests. This includes Internal Direct Memory Access (IDMA) requests and all other system DMA master requests via the Slave Direct Memory Access (SDMA) port.

The C674x Megamodule uses a bandwidth management (BWM) system to arbitrate between DMA and CPU requests issued to L2 RAM. See TMS320C674x DSP Megamodule Reference Guide, Literature Number - SPRUFK5 for more information on the BWM. BWM arbitration grants L2 bandwidth based on programmable priorities and contention-cycle-counters. The contention-cycle-counters count the number of cycles for which the associated L2 requests are blocked by higher priority requests. When the contention-cycle-counter reaches a programmed threshold (MAXWAIT), the associated L2 request is granted a slice of L2 bandwidth. This prevents indefinite blocking of low priority requests when faced with the continuous presence of higher priority requests.

Ideally, the BWM arbitration will grant equal L2 bandwidth between equal priority DMA and CPU requests. Instead, when equal priority DMA and CPU requests arrive at the BWM, bandwidth is always granted in favor of the CPU over DMA. In the case of successive CPU requests, it is possible for the CPU to block all DMA requests until CPU traffic subsides. Additionally, some command logic in the BWM uses priority level 7, which can also result in SDMA stalls when the CPU is also programmed to priority level 7. Figure 3 shows a high level diagram of the arbitration scheme used for L2 RAM requests.




Figure 3. Priority Arbitration Scheme for L2 RAM

Workaround(s)

Configure DMA and CPU requests to different priority levels. There is no penalty for setting the IDMA and SDMA priorities equal to each other.

CPU request priority is programmed within the CPUARBU register:

```
/** Pseudo code only **/
    Uint32 *CPUARBU;

CPUARBU = ( Uint32 * ) ( 0x01841000 );

/* Set priority different from IDMA/SDMA */
    *CPUARBU = [CPU_PRIORITY];
```



IDMA request priority is programmed within the IDMA1_COUNT register

```
/** Pseudo code only **/
    Uint32 *IDMA1_SRC, *IDMA1_DST;
    Uint32 *IDMA1_CNT;

IDMA1_SRC = ( Uint32 * ) ( 0x01820108 );
    IDMA1_DST = ( Uint32 * ) ( 0x0182010C );
    IDMA1_CNT = ( Uint32 * ) ( 0x01820110 );

*IDMA1_SRC = sourceAddress;
    *IDMA1_DST = destinationAddress;

/* Set IDMA priority different from CPU */
    *IDMA_CNT = ( [IDMA_PRI] << [IDMA_PRI_SHIFT] ) | buffSize ;</pre>
```

SDMA request priority is inherited from the MSTPRIn registers

```
/** Pseudo code only **/

Uint32 *MSTPRI1, *MSTPRI2;

MSTPRI1 = ( Uint32 * ) ( 0x01C14114 );
MSTPRI2 = ( Uint32 * ) ( 0x01C14118 );

/* Set SDMA master priorities different from CPU */
*MSTPRI1 = [MAST_PRI] << [MAST_SHIFT];
*MSTPRI2 = [MAST_PRI] << [MAST_SHIFT];</pre>
```



Advisory 2.1.3 USB0: Extraneous RESET Interrupt

Revision(s) Affected

2.1 and earlier

Details

When the USB controller is operating as a device and an attached host resets the device after the completion of the Device Attached state by driving both differential data lines low, the USB controller operating as a device could receive multiple RESET interrupts for the single RESET signaling invoked by the host. The multiple interrupt generation only happens for the duration of the RESET signaling on the bus. RESET Interrupt is not generated before or after the completion of RESET.

Workaround(s)

Software must service every USB RESET interrupt received. Software should not proceed on performing any other task, like initialization, until RESET duration has come to completion. The POWER[RESET] bit field will be cleared by the USB Controller when RESET signaling on the bus is removed by the Host. The USB Controller clearing the POWER[RESET] bit field should be used by software as an indication for the completion of RESET signaling.



Advisory 2.1.4 EMIFA: Asynchronous Memory Timeout Error Persistence

Revision(s) Affected

2.1 and earlier

Details

In Extended Wait mode, during a read access to an asynchronous memory, if the WAIT input does not go inactive within maximum extended wait cycles programmed in the Async Wait Cycle Config register, the EMIF will report a time-out error. The data returned for this access will be all zeros. If this access is followed by a read to the EMIFA's memory-mapped register (MMR) space, the EMIFA will still report a time-out error but with the correct data for the MMR read. The EMIF will hold the time-out error until another asynchronous access without a time-out error or an SDRAM access is performed.

This issue is only applicable if all of the following are true:

- The EMIF is used for asynchronous memory accesses in Extended Wait mode.
- There is a potential for a time-out error to occur, i.e., the asynchronous memory will not de-assert the WAIT input.
- If asynchronous memory read with time-out error is followed by an MMR read.

Workaround(s)

If a time-out occurs, perform any of the following:

- A dummy read to another asynchronous memory chip select that is not configured to be in Extended Wait mode.
- A dummy read to the same asynchronous memory chip select after disabling the Extended Wait mode on that chip select.
- A dummy read to SDRAM



Advisory 2.1.5

A Single CHIPINTn Interrupt Event Will Register Multiple Times in the DSP Event Combiner Module (ECM)

Revision(s) Affected

2.1 and earlier

Details

The C674x DSP megamodule supports twelve maskable hardware interrupt signals (CPUINT4 through CPUINT15). Single system interrupts may be mapped directly to a CPUINTn hardware interrupt, or multiple system interrupts may be combined by the ECM into a single signal before mapping to a CPUINTn interrupt. See [SPRUFK5; TMS320C674x DSP Megamodule] for more information on how DSP interrupts are handled.

The ECM expects all incoming interrupts to be pulse interrupts, however the [SYSCFG_CHIPSIG_]CHIPINTn interrupts are level interrupts. This mismatch in interrupt

[SYSCFG_CHIPSIG_JCHIPIN In interrupts are level interrupts. This mismatch in interrupt types will cause a single CHIPINTn interrupt event to register multiple times in the ECM.

Workaround(s)

The CPUINTn hardware interrupts can support both pulse and level interrupts so CHIPINTn interrupts should be mapped directly to CPUINTn hardware interrupts. Furthermore, if the ECM is used for other system interrupts, the CHIPINTn interrupts should be masked out in the EVTMASKn registers.



Advisory 2.1.6 Potential USB2.0 Soft Reset Timing Violation

Revision(s) Affected

2.1 and earlier

Details

When a soft reset is invoked by setting the RESET bit of the USB CTRLR register (CTRLR[RESET] = 1), the internal reset timing requirements may be violated. Although this timing violation has not been observed in practice, the potential for a timing violation exists.

USB resets initiated by system-reset and power-on-reset are immune from the timing violation.

There is no plan to fix this issue in future silicon revisions because:

- 1. No functional problems have been observed to date
- 2. A software workaround has been developed to avoid the problem

Workaround(s)

The reset timing violation can be avoided by providing the modified soft reset activation sequence outlined below:

- Enable the USB controller module clock through the Power and Sleep Controller (PSC)
- 2. Perform a soft USB reset
- 3. Wait for the USB soft reset bit to clear
- 4. Disable the USB controller module clock through the PSC
- 5. Configure the USB PHY parameters
- 6. Enable the PHY
- 7. Enable the USB controller module clock through the PSC



Advisory 2.1.9 Vil on De

Vil on Dual-Voltage LVCMOS Input Buffers Operated at 3.3V

Revision(s) Affected

2.1 and earlier

Details

The input buffers on the device have shown timing sensitivity to the logic-low input voltage that can cause changes to the AC input timings. Due to this issue, input voltages must be driven to 0.5V or below on all dual-voltage LVCMOS input signals (signals associated with supplies DVDD1833_A, DVDD1833_B or DVDD1833_C).

Vil driven at or below 0.4V will cause no timing degradation. Vil driven up to 0.5V will cause up to 750 ps degradation in input timings.

The following datasheet parameters will be affected by Vil driven up to 0.5V. Their values adjusted for 0.75 ns degradation are shown.

Table 3. Timing Requirements for the EMIFA SDRAM Interface

| NO. PARAMETER | | 1.3 | 2V | UNIT | |
|---------------|---------------------------------|--|------|------|------|
| NO. | NO. PARAMETER | | MIN | MAX | ONII |
| 19 | t _{su(EMA_DV-EM_CLKH)} | Input Setup time, read data valid on EMA_D[31:0] | 2.75 | | ns |

Table 4. Timing Requirements for the EMIFA Asynchronous Memory Interface

| NO. PARAMETER | | PARAMETER | | 2V | UNIT |
|---------------|-----------------------------|--|------|-----|------|
| NO. | | PARAMETER | MIN | MAX | UNII |
| 12 | t _{su(EMDV-EMOEH)} | Setup time, EMA_D[31:0] valid before EMA_OE high | 3.75 | | ns |

Table 5. Timing Requirements for McASP0

| NO. | NO. PARAMETER | | 1.2V | | UNIT | |
|-----|-----------------|---------------------------------------|---------------------|------|------|------|
| NO. | . PARAMETER | | | MIN | MAX | UNII |
| 6 | 4 | Hold time, AFSR/X input after ACLKR/X | AHCLKR/X ext input | 1.15 | | |
| O | h(ACLKRX-AFSRX) | (1) | AHCLKR/X ext output | 1.15 | |]_no |
| 8 | 0 4 | Hold time, AXR0[n] input after | AHCLKR/X ext input | 1.15 | | ns |
| 0 | h(ACLKRX-AXR) | h(ACLKRX-AXR) ACLKR/X (1) (2) | AHCLKR/X ext output | 1.15 | | |

⁽¹⁾ McASP0 ACLKXCTL.ASYNC=1: Receiver is clocked by its own ACLKR0

Table 6. Switching Characteristics for McASP0

| NO. | D. PARAMETER | | | | 1.2V | |
|-----|-------------------------------|---|--------------------|-----|------|------|
| NO. | | PARAMETER | | MIN | MAX | UNIT |
| 13 | | Delay time, ACLKR/X transmit edge to | ACLKR/X ext input | 3.5 | | |
| 13 | ^I d(ACLKRX-AFSRX) | AFSX/R output valid (1) | ACLKR/X ext output | 3.5 | | |
| 14 | | Delay time, ACLKX transmit edge to | ACLKR/X ext input | 3.5 | | |
| 14 | ^L d(ACLKX-AXRV) | AXR output valid (1) | ACLKR/X ext output | 3.5 | | ns |
| 15 | t _{dis(ACLKX-AXRHZ)} | Disable time, ACLKR/X transmit edge to AXR high impedance following last data bit | ACLKR/X ext | 3.5 | | |

⁽¹⁾ McASP0 ACLKXCTL.ASYNC=1: Receiver is clocked by its own ACLKR0

⁽²⁾ McASP0 ACLKXCTL.ASYNC=0: Receiver is clocked by transmitter's ACLKX0



Table 7. Timing Requirements for McBSP0

| NO. | | PARAMETER | | | 1.2V | |
|-----|---------------------------|---|----------|-----|------|------|
| NO. | IU. PARAMETER | | | | MAX | UNIT |
| 5 | t _{su(FRH-CKRL)} | Setup time, external FSR high before CLKR low | CLKR ext | 5.5 | | |
| 7 | t _{su(DRV-CKRL)} | Setup time, DR valid before CLKR low | CLKR ext | 5.5 | | ns |
| 10 | t _{su(FXH-CKXL)} | Setup time, external FSX high before CLKX low | CLKR ext | 5.5 | | |

Table 8. Switching Characteristics for McBSP0

| NO. | NO DADAMETED | | 1.2V | | UNIT | |
|-----|--------------------------|---|----------|-----------|------|------|
| NO. | | PARAMETER | | | MAX | UNII |
| 4 | t _{d(CKRH-FRV)} | Delay time, CLKR high to internal FSR valid | CLKR ext | 2.75 | | |
| 9 | t _{d(CKXH-FXV)} | Delay time, CLKX high to internal FSX valid | CLKR ext | 2.75 | | ns |
| 13 | t _{d(CKXH-DXV)} | Delay time, CLKX high to DX valid | CLKR ext | 2.75 + D1 | | |

⁽¹⁾ Extra delay from CLKX high to DX valid applies only to the first data bit of a device, if and only if DXENA = 1 in SPCR. If DXENA = 0, then D1 = D2 = 0

If DXENA = 1, then D1 = 6P, D2 = 12P

Table 9. Switching Characteristics for McBSP1

| NO. | NO DADAMETED | | 1.2 | 2V | UNIT | |
|-----|--------------------------|---|----------|-----------|------|------|
| NO. | | PARAMETER | | | MAX | UNII |
| 4 | t _{d(CKRH-FRV)} | Delay time, CLKR high to internal FSR valid | CLKR ext | 3.25 | | |
| 9 | t _{d(CKXH-FXV)} | Delay time, CLKX high to internal FSX valid | CLKR ext | 3.25 | | ns |
| 13 | t _{d(CKXH-DXV)} | Delay time, CLKX high to DX valid | CLKR ext | 3.25 + D1 | | |

⁽¹⁾ Extra delay from CLKX high to DX valid applies only to the first data bit of a device, if and only if DXENA = 1 in SPCR. If DXENA = 0, then D1 = D2 = 0 If DXENA = 1, then D1 = 6P, D2 = 12P

Table 10. Timing Requirements for Universal Parallel Port (uPP)

| NO | NO. PARAMETER | | METER 1.2V | | UNIT |
|-----|-----------------------------|--|------------|-----|------|
| NO. | | | MIN | MAX | UNIT |
| 4 | t _{su(STV-INCLKH)} | Setup time, CHn_START valid before CHn_CLK high | 4.75 | | |
| 6 | t _{su(ENV-INCLKH)} | Setup time, CHn_ENABLE valid before CHn_CLK high | 4.75 | | |
| 8 | t _{su(DV-INCLKH)} | Setup time, CHn_DATA/XDATA valid before CHn_CLK high | 4.75 | | ns |
| 10 | t _{su(DV-INCLKL)} | Setup time, CHn_DATA/XDATA valid before CHn_CLK low | 4.75 | | |
| 19 | t _{su(WTV-INCLKL)} | Setup time, CHn_WAIT valid before CHn_CLK high | 4.75 | | |



Table 11. Timing Requirements for Video Port Interface (VPIF)

| NO. PARAMETER | | 1.3 | 2V | UNIT | |
|---------------|-----------------------------|---|------|------|------|
| NO. | | PARAMETER | | MAX | ONIT |
| 1 | t _{su(VDINV-VKIH)} | Setup time, VP_DINx valid before VP_CLKIN0/1 high | 4.75 | | ns |

Workaround(s)

Although there is no specific workaround, the following recommendations can be used to help prevent this issue:

- Minimize loads as much as possible, especially DC loads that could cause the Vil to rise. Point-to-point (single-load) connections are unlikely to be affected.
- Falling edges should transition as rapidly as possible (so the signal passes through the 0.2V point as early as possible). Heavily loaded nodes resulting in degraded fall times may require drivers to provide rapid input edges.



Advisory 2.1.13 Incorrect Masking of the C674x CSR:SAT Bit

Revision(s) Affected

2.1 and earlier

Details

The C674x CPU supports a Saturation feature for key arithmetic operations. If an operation results in saturation, the SAT (saturation) bit in the control status register (CSR) is set. In normal operation, one or more functional units can simultaneously perform arithmetic operations that can result in saturation. In the case of simultaneous arithmetic operations, the SAT bit is set if at least one functional unit's operation results in saturation. The saturation status register (SSR) provides saturation flags for each functional unit, making it possible for the program to distinguish between saturations caused by different instructions in the same execute packet. Also, there is no direct connection to the SAT bit in the control status register (CSR); writes to the SAT bit have no effect on SSR and writes to SSR have no effect on the SAT bit.

In the case where a 2 cycle .M unit instruction is in the delay slot of a 4 cycle instruction of the same .M unit, and if both instructions are expected to generate results in the same cycle, the CSR:SAT bit will be incorrectly masked. Ideally, the CSR:SAT bit should be set if any one of the two .M unit instruction causes a saturation. Instead, the arithmetic saturation result of the 2 cycle .M unit instruction will overwrite the CSR:SAT bit.

All of the following must take place in order for an application to be affected by this advisory:

- A 2 cycle .M unit instruction and a 4 cycle .M unit instruction are issued simultaneously
- 2. Both instructions are processed on the same side
- 3. The 2 cycle instruction is in the delay slot of the 4 cycle instruction so that the results of both instructions are generated in the same cycle
- 4. The saturation result of the 4 cycle .M unit instruction is different from the saturation result of the 2 cycle .M unit instruction
- 5. The application checks for the saturation flag and uses the saturation result of the 4 cycle instruction

Workaround(s)

Perform one of the following:

- For the location of code where saturation results are monitored, do not mix datatypes so that 2 cycle and 4 cycle .M unit instructions are not issued together.
- Do not mix floating point .M unit instruction with fixed point 2 cycle .M unit instructions.



Advisory 2.1.17

SDMA Activity Can Corrupt L1D When L2 Is Configured as Mixed/Cache/SRAM

Revision(s) Affected

2.1 and earlier

Details

Note: SDMA refers to all non-CPU requests to the EMC SDMA (Slave Direct Memory Access) port (see Figure 4). SDMA requests are defined as external system bus master requests handled via this port.

The C674x Megamodule uses a two-way set associative cache for L1D. This means that every physical memory location in the system has two possible set/way locations in the cache where it can reside. See TMS320C674x DSP Megamodule Reference Guide (Literature Number SPRUFK5) for more information on the L1D cache architecture and related terminology. Updated (dirty) values in L1D cache are not written back to external memory until cache activity evicts a cache-line (victim write-back) or a write-back is requested by software.

An L1D cache-line corruption event occurs when all of the conditions in the following steps are met (see Figure 4):

- 1. L1D cache Lines 1, 2, and 3 have the following characteristics:
 - Line 1 is associated with L2 SRAM (Line A in Figure 4), was previously read by CPU, and is clean. (CPU has not updated the data.)
 - Line 2 is associated with L2 SRAM (Line B in Figure 4), was previously read by CPU, and is clean. (CPU has not updated the data.)
 - Line 3 was previously read by the CPU and may be either clean or dirty.
- SDMA receives updated data for L2 SRAM Lines A and B, which correspond to L1D cache Lines 1 and 2.
- 3. A snoop write operation is initiated by the L2 to overwrite the L1D cache Lines 1 and 2 with updated L2 SRAM Lines A and B. Before the snoop write operation finishes, the CPU performs two reads within the same clock cycle:
 - Line E in L2 cache is read as a cache hit. Line E is destined to replace Line 2 in L1D Cache, which also has a snoop write pending for the updated Line B content.
 - Line D in L2 SRAM is read. Line D will replace Line 3 in L1D cache.
- 4. When the snoop write operation completes, Line 2 in L1D cache now contains the updated L2 SRAM Line B data instead of the L2 cache Line E data.

The correct behavior would have been to kill the pending snoop write initiated to update L1D cache Line 2 with the updated L2 SRAM Line B data in Step 3. The L1D cache should have evicted Line B and replaced it with Line E data. Instead, the snoop write operation continues and does not complete until after the L1D cache Line 2 has already been replaced with L2 cache Line E data. The snoop write instruction overwrites the L1D cache Line 2 (containing L2 cache Line E data) with the updated L2 SRAM Line B data.






Figure 4. Example of L1D Cache Corruption

Workaround(s)

Method 1: Do not perform two CPU read operations in the same clock cycle. For C code, use compiler flag **(--c64p_dma_l1d_workaround)** available in the C6000 Compiler (CodeGen) Tools version 7.0.2 and later. For assembly code, the --c64p_dma_l1d_workaround flag will only issue a warning.

Method 2: In cases where buffer access will not be shared between CPU and SDMA, unintended CPU/SDMA cache-line sharing can be avoided by aligning CPU and SDMA buffers to 64-byte boundaries. Aligning buffers to 64-byte boundaries will result in wasted space, however it ensures that the CPU and SDMA buffers will not have partial segments which overlap into the same L1D cache line.

```
/** Pseudo code only **/
Uint8 *SDMA_BUFF, *CPU_BUFF;

/* 64-byte aligned allocation Option 1 */
SDMA_BUFF = malloc( (Int32) (( SDMA_BUFF_SIZE + 63)/64) * 64 );
CPU_BUFF = malloc( (Int32) ((CPU_BUFF_SIZE + 63)/64) * 64 );

SDMA_BUFF = (Uint8 *) ( (Int32) SDMA_BUFF & ~63 );
CPU_BUFF = (Uint8 *) ( (Int32) CPU_BUFF & ~63 );

/* 64-byte aligned allocation Option 2 with BIOS Call */
SDMA_BUFF = MEM_alloc( IRAM, SDMA_BUFF_SIZE, 64 );
CPU_BUFF = MEM_alloc( IRAM, CPU_BUFF_SIZE, 64 );
```



Method 3 Manage access to a 64-byte boundary aligned buffer that is shared between CPU and SDMA by implementing a semaphore and forcing cache writeback operations if there are CPU writes. With this method, the semaphore ensures that there is clear ownership of the buffer between CPU and SDMA, and the CPU manages cache coherence by using explicit cache writeback operations.

```
/** Pseudo code only **/
/* Example with EDMA as the external master */
EDMA_ISR() {
/* EDMA releases ownership of buffer */
SEM_post(SyncSemaphore);
return;
main() {
      while(COND) {
   /* CPU waits for ownership of buffer */
   SEM_pend(SyncSemaphore);
   /********
   /*** CPU Processing ***/
   /***************
   /* Cache writeback for shared block */
   /* Buffer must be 64-byte aligned */
   BCACHE_wbInv( blockPtr, blockSize, WAIT );
   /* Initiate EDMA */
   EDMA_Event_Generate();
}
```

 ${f Method~4}$ Do not allow SDMA to access L2 RAM. SDMA can use buffers in L1D RAM or Shared RAM instead of L2 RAM.

Method 5 Configure the entire L2 RAM as cache. Critical peripheral data can be accessed in L1D RAM or Shared RAM instead of L2 RAM.

Method 6 Configure the entire L2 RAM as normal SRAM (no cache).

Method 7 Configure the entire L1D RAM as normal SRAM (no cache).



Advisory 2.1.18 DVDD18 Can Pull Up to 2.7V When Using Dual-Voltage IOs at 3.3V

Revision(s) Affected

2.1 and earlier

Details

A condition can occur during the device power supply ramp in which the DVDD18 supply, which should be at 1.8V nominal, can be pulled up on-chip by the DVDD3318_A, DVDD3318_B or DVDD3318_C supplies operated at 3.3V. For the sake of this description, DVDD3318_x means any combination of DVDD3318_A, DVDD3318_B or DVDD3318_C.

Important Note: The 3.3V DVDD3318_x supplies must not be driven to 0V during zones A – E or high current capable of damaging the device may occur. The 3.3V DVDD3318_x supplies should not be driven during this time.

A normal example power-supply ramp is shown below:




Figure 5. Normal power-supply ramp

- A. All device supplies are undriven
- B. The 1.2V supplies are ramped to their nominal levels
- C. Potential delay between supply ramps (not required)
- D. The 1.8V supplies (specifically DVDD18) are ramped to their nominal levels.
 During the DVDD18 ramp there will be some minor drift up in the undriven DVDD3318 x supplies. This is normal and is not a problem.
- E. Potential delay between supply ramps (not required)
- F. DVDD3318 x is ramping but is less than DVDD18 + V_T
- G. DVDD3318_x is ramping but is greater than DVDD18 + V_T

When the fault condition occurs, the supplies behave as shown below:





Figure 6. Faulty power-supply ramp

The behavior is the same until zone G. When the DVDD3318_x supply exceeds DVDD18 by a transistor V_T , the DVDD18 supply begins to be pulled up by the DVDD3318_x supply and follows the DVDD3318_x supply by DVDD3318_x- V_T . Since the DVDD18 supply is often connected to other 1.8V supplies in the design, these other supplies can be pulled up also.




The condition occurs because the dual-voltage IO buffers have voltage detection circuitry that monitors DVDD3318_x during reset and determines whether the applied supply voltage is 1.8V or 3.3V. This detection circuitry then configures the IOs to operate at the appropriate voltage. As the DVDD3318_x supply ramps, there is a small range near DVDD18 + V_T where the voltage detection circuit finds the state indeterminate and briefly turns on circuitry associated with both voltage options creating a current path between them. This current path can cause the DVDD18 supply to be pulled up. The mechanism for this behavior is explained below:



Behavior of the IO buffer during Zone F:

As the DVDD3318_x supply ramps, but is not yet one V_T above the DVDD18 supply, the comparator enables the 1.8V mode logic section and disables the 3.3V mode logic section. No unexpected current flows between the two sections.

Figure 7. Behavior of the IO buffer during Zone F




Error State of the IO buffer during Zone G:

As DVDD3318_x exceeds DVDD18+V $_{\rm T}$, some of the circuitry across the boundary of the two voltage domains will turn on and causes a leakage current (in red) to flow between the two voltage domains. This current pulls up the DVDD18 supply unless the power source providing that supply can oppose it or unless the load current is strong enough to counteract it.

If DVDD18 continues to rise as DVDD3318_x ramps, the comparator never sees enough difference between the two supplies to switch to 3.3V mode.

Figure 8. Error State of the IO buffer during Zone G



Recovered State of the IO buffer during Zone G:

If the load current is high enough or the DVDD18 power supply can oppose the leakage current, then the DVDD18 voltage stays low enough for:

- the comparator to recognize 3.3V mode
- the 1.8V mode logic is turned off
- the leakage stops

Figure 9. Recovered State of the IO buffer during Zone G



This error condition may occur when either of the following conditions are present:

- The regulator used to control the DVDD18 supply can only regulate voltage up and relies on the load to pull the output voltage down
- There is low load on the DVDD18 supply during the DVDD3318_x power supply ramp

This condition will not occur in designs where:

- All DVDD3318 x supplies are operated at 1.8V, or
- The regulator used to supply DVDD18 has the capability to actively regulate (drive) its output voltage up or down and doesn't rely on system load to pull the voltage down, or
- The load on the DVDD18 supply during the DVDD3318_x power supply ramp is sufficient to oppose the leakage current.

Workaround(s)


- 1. Design simulation has indicated that under the worst-case process/voltage/temperature conditions the maximum leakage current into the DVDD18 supply due to this phenomenon will be 140 mA (the 140 mA is a cumulative current generated by all of the dual-voltage IOs). So this error state can be prevented by ensuring that the load on the DVDD18 supply during the DVDD13318_x supply ramp exceeds 140 mA. This can be achieved by any combination of the following as long as they cumulatively produce >140 mA load on DVDD18 during the DVDD3318 x ramp period:
 - (a) Maintain sufficient bulk capacitance on the DVDD18 supply such that the charging current for these capacitors provides all or part of the required >140 mA. Bulk capacitance in this context means the total capacitance seen by the DVDD18 supply (filter capacitors, bypass capacitors, etc.). Capacitor charging current is defined as I = C*(dV/dt). So the ramp rate of the DVDD3318_x supply and the total bulk capacitance on the DVDD18 supply can be used to calculate the current produced. This solution provides additional power supply filtering and little current leakage after the supplies are ramped (depending on the type of capacitors used).

The table below shows some examples of the bulk capacitance that would be required to use this solution alone:

| DVDD3318_x ramp time for 3.3V | dV/dt (in V per second) | Required capacitance to generate 140 mA |
|----------------------------------|-------------------------|---|
| 100 μs | 33000 | 4.2 μF |
| 250 μs | 13200 | 10.6 μF |
| 500 μs | 6600 | 21.2 μF |
| 1 ms | 3300 | 42.4 μF |
| 10 ms | 330 | 424.2 μF |

Table 12. Bulk Capacitance

- (b) Use an additional shunt regulator to control the voltage at DVDD18. The shunt regulator is placed between DVDD18 and Vss. As an example, the TLVH431 can provide up to 70 mA of additional load current to help maintain the DVDD18 voltage. When the voltage drops back to the normal 1.8V range, the current flow through the shunt regulator drops into the <100 uA range. This solution requires the shunt regulator and two additional resistors to set the desired regulation voltage.
- (c) Use a resistor to provide additional load between DVDD18 and Vss. This solution is less desirable since it continues to draw power even after the supply ramp is completed but would likely be the lowest cost. An improvement is to use a FET/switch in series with the resistor between DVDD18 and Vss that can later be turned off (by the RESET signal or a GPIO signal for example).





STRUMENTS

2. Choose a regulator for the DVDD18 supply (or grouped 1.8V supplies) that is capable of actively regulating voltage up and down. Many high-efficiency switching regulators switch current into the load only when the voltage needs to be raised and rely on the load to pulldown the current. In this error condition, a regulator of this type will not be able to compensate for the leakage current described above. Synchronous buck regulators use external inductance to pulldown the regulated voltage when necessary.



Advisory 2.1.19 USB 2.0 On-The-Go (OTG) Session Request Protocol (SRP) Is Not Supported

Revision(s) Affected 2.1 and earlier

Details The USB 2.0 On-The-Go (OTG) Session Request Protocol (SRP) allows a USB-

peripheral to request the USB-host to enable Vbus and start a session. On this device,

the SRP protocol is not supported.

The OTG Host Negotiation Protocol (HNP), which allows USB-devices to swap roles

between host and peripheral, is supported.

Workaround(s) None



Advisory 2.1.21

USB0 PLL Mean Frequency Can Drift Across Large Temperature Swings

Revision(s) Affected

2.1 and earlier

Details

Under conditions in which the device is subjected to large variations in operating temperatures, the USB0 PLL temperature compensation circuitry does not have enough margin to guarantee compensation for PLL drift across all temperature ranges.

As a result, the mean frequency generated by the USB0 (USB 2.0 OTG) PHY PLL will begin to drift (relative to the expected 480 Mbps) when the temperature of the device is subjected to large swing from the original temperature in which the USB0 PHY was most recently calibrated (initialized).

Once the onset of the PLL drift occurs, the mean frequency will continue to drift outside the expected frequency eventually resulting in failure of USB packet reception and/or transmission. This break in transmission will continue until the USB0 PHY is recalibrated during a USB0 PHY Reset.

If the device is not exposed to large variations in temperature relative to the temperature at which the USB0 PHY was most recently initialized, the temperature compensation circuitry is expected to provide the proper compensation to prevent the mean PLL frequency from losing lock and beginning to drift.

More specifically, this advisory is most applicable in applications where the device is expected to operate outside the commercial temperature space (0°C-90°C). TI has identified a point-to-point device temperature range of 0°C-65°C in which there is very high confidence in which the compensation circuitry will properly compensate for all variations in temperature provided that the USB0 PHY was most recently initialized (calibrated) within this same temperature range.

Operating outside the 0°C-65°C temperature range increases the susceptibility of the device to experience PLL drift, but does not mean that the application will always experience a failure in USB transmission.

Root Cause

The Voltage Controlled Oscillator (VCO) Compensation circuitry local to the USB0 PHY was not designed with a large enough range to compensate for all variations in temperature across the specified operating range of the device.

How to Most Easily Reproduce the Issue: Reproduction of this issue can most easily be accomplished by the following steps:

- 1. Allowing the unit to soak in an ambient temperature of -35°C until the device temperature reaches approximately the same temperature.
- 2. Power up the device and provide the necessarily software programming in order to invoke the USB Signal Quality Test Pattern.
- 3. Using a USB 2.0 Certified Test Platform, execute the USB signal quality test procedure across the following temperature set points. -35°C, 0°C, +35°C, +70°C. Record the measured mean frequency by the compliance software.

NOTE: The set points can be varied to obtain finer temperature resolution of when the PLL begins to drift a per platform basis. The above temperature profile is provided for reference.



Workaround(s)

When a break in transmission is detected, USB0 traffic can be recovered by a software reset of the USB0 PHY. A PHY reset implies recalibration of the PHY PLL at the reset temperature. The system has not been observed to reliably recover on its own. A PHY reset also implies re-enumeration of all devices. There is no way to recalibrate the USB0 PHY without a re-enumeration.

In order to invoke the recovery mechanism (i.e. a USB0 PHY reset) one needs to determine when the issue is present. One such approach is to look for an absence of USB0 Core interrupts over a specified time window. This window should be optimized for the expected USB traffic based upon the application.

As an additional safeguard, an application can also intentionally schedule predetermined USB PHY resets at specific temperature points if operation over a broad range is expected.

Here is an example of one way to power cycle the USB0 PHY via the Chip Configuration 2 Register in the System Configuration (SYSCFG) Module:



Advisory 2.1.22 SATA: Link Establishment Fails With SATA GEN3 Capable Targets

Revision(s) Affected:

2.1 and earlier

Details:

When connecting a SATA GEN3 capable target, for example a Hard Disk Drive (HDD), to a device with a SATA Host Subsystem (after power-up or reset) the speed negotiation fails between the two devices and no link is established.

Two different types of failure behaviors with the same results have been observed:

Losing Synchronization:

The Target (Device) always starts the speed negotiation at the highest speed supported, in this case GEN3, by sending an ALIGNp primitive data pattern to the Host SATA subsystem. The Host SATA subsystem sends a continuous D10.2 Tone at GEN1 speed (1.5 GBits/sec) and should ideally remain at this state until the Host recognizes the Targets' ALIGNp primitive data pattern [at GEN2 or GEN1 but not GEN3 speed]. While the Target (Device) is still at GEN3, due to aliasing, etc., the Host SATA subsystem falsely responds back to the Device with an ALIGNp primitive data pattern at a different speed (GEN2 speed). The Host completes the speed negotiation at GEN2 speed and transitions to a logical IDLE state (Non-ALIGNp primitive SYNCp) before the Target (Device) timeout period expires (54.6 µs). Once the timeout period expires for GEN3 speed, the Target (Device) starts sending an ALIGNp primitive data pattern at GEN2 speed, expecting an ALIGNp primitive data pattern from the Host which never happens because the Host is in a logical IDLE state at GEN2 speed. Another timeout period expires because the target (Device) did not receive the ALIGNp primitive data pattern at GEN2 speed. This forces the Target (Device) to drop its speed from GEN2 to GEN1 and attempt to establish a link at GEN1 speed. The Host still remains in a logical IDLE state at GEN2 speed. After the final timeout period expires, the Target (Device) requests a RESET (by sending COMINIT signal) to restart the link establishment process with the Host. This new link establishment results in the same outcome with the Host and Target always being out of sync.

Unknown State/Lock-up:

The Target (Device) always starts the speed negotiation at the highest speed supported, in this case GEN3, by sending an ALIGNp primitive data pattern to the Host SATA subsystem. The Host SATA subsystem sends a continuous D10.2 Tone at GEN1 speed (1.5 GBits/sec) and ideally should remains at this state until the Host recognizes the Targets' ALIGNp primitive data pattern [at GEN2 or GEN1 but not GEN3 speed]. While the Target (Device) is still at GEN3, due to aliasing, etc., the Host SATA subsystem falsely responds back to the Target (Device) with an ALIGNp primitive data pattern at a different speed (GEN2 speed) and remains at this state (sending the GEN2 ALIGNp primitive). The Target (Device) times out (54.6 µs) and starts sending an ALIGNp primitive data pattern at GEN2 speed. Target (Device) now recognizes the Host GEN2 ALIGNp primitive data pattern and responds with a logical IDLE state (Non-ALIGNp primitive SYNCp) completing the link establishment from the Target (Device) perspective. However, the Host is stuck in an unknown state sending GEN2 ALIGNp primitive and never completes the link establishment. Both the Host and Target (Device) remain at this state until a higher Host SATA Controller application (User S/W) performs a Reset.

Note: This issue does not apply to Target devices with maximum speed capability of GEN2 or GEN1 speed.



Workaround(s):

- Use GEN2 or GEN1 maximum speed drives to avoid the issue or
- Use GEN3 drives with jumper restricting capabilities to restrict their speed to GEN2
- The Host Application S/W can continually perform Port resets to restart the link establishment eventually succeeding in establishing a link. Note: This is not a preferred method because an excessive amount of resets might be required to establishment the link.



Advisory 2.1.23

BOOT: Internal Pullup Resistors for BOOT[7:0] Pins Are Sometimes Enabled During Reset, Leading to Boot Failures

Revision(s) Affected

2.1 and earlier

Details:

The PUPD_SEL[29] register does not get initialized when the device is first powered on and in Reset. This register controls the internal pullup and pulldown resistors for the BOOT[7:0] pins. The contents of the PUPD_SEL[29] register at this state are unpredictable and may contain random values. These random values can result in the internal pullups being enabled for some or all of the BOOT[7:0] pins during reset after every power-on, which conflicts with the datasheet claim that the internal pulldowns are enabled during reset.

Internal pullups being enabled on the BOOT[7:0] pins may result in boot failures. If weak external pulldown resistors are used on the PCB to select the boot mode, they may not be able to overpower the internal pullups. This can result in the wrong boot mode being latched in the BOOTCFG[7:0] register when coming out of Reset.

Once the device is out of Reset, the PUPD_SEL[29] register is initialized, and the internal pulldown resistors for the BOOT[7:0] pins are all enabled. Issuing a second Power-On Reset (POR) results in the intended boot mode being latched, since the pins are internally pulled down as expected.

Figure 10 shows the behavior of the PUPD_SEL[29] register before and after reset. Assuming weak or no external pull resistors are on the BOOT[7:0] pins, the BOOTCFG register will latch the unknown values after the device initially comes out of Reset. Note that, TRST *must* always be low in order to issue a POR and latch the boot pin values -- the boot pins are not latched after a Warm Reset.




Figure 10. Initialization of PUPD_SEL[29] and BOOTCFG[7:0] Registers with Weak or No External Pull Resistors on BOOT[7:0] Pins

Other device pins with configurable internal pullup or pulldown resistors are always internally pulled down during reset and are not affected by this advisory.

Workaround(s):

The following Workaround must be implemented to ensure that the boot pins are always latched correctly:

Use strong external pull resistors on BOOT[7:0] pins. Since either the internal pullup or pulldown resistors could be enabled after every power-on, the external resistors must be strong enough to oppose the internal pulls in either case.

Section 4, *Device Operating Conditions*, of the device datasheet shows the electrical characteristics information which can be used to calculate the maximum external pull resistance required. The value is dependent on the DVDD3318_C I/O supply level.

For BOOT pins which need to be sampled as logical low, the external pulldown resistance (R_{PDmax}) must be selected by assuming the internal pullup is enabled. The calculation is shown in Table 13.



Table 13. Required Pulldown Resistance (R_{PDmax}) for Logical Low BOOT Pins

| DVDD3318_C | I ₁ | V _{IL} | $R_{PDmax}^{\left(rac{V_{lL}}{I_l} ight)}$ |
|------------|----------------|-----------------|---|
| 3.3 V | 310 μΑ | 0.80 V | 2.58 kΩ |
| 1.8 V | 310 μΑ | 0.80 V | 2.03 kΩ |

For BOOT pins which need to be sampled as logical high, the external pullup resistance (R_{PUmax}) must be selected by assuming the internal pulldown is enabled. The calculation is shown in Table 2.

Table 14. Required Pullup Resistance (R_{PUmax}) for Logical High BOOT Pins

| DVDD3318_C | I, | V _{IH} | $R_{PUmax} \left(\frac{DVDD3318_C - V_{IH}}{I_I} \right)$ |
|------------|--------|-----------------|---|
| 3.3 V | 270 μΑ | 2.00 V | 4.81 kΩ |
| 1.8 V | 270 μΑ | 1.17 V | 2.33 kΩ |



3 Silicon Revision 2.0 Usage Notes and Known Design Exceptions to Functional Specifications

This section describes the usage notes and advisories that apply to silicon revision 2.0 of the device.

3.1 Usage Notes for Silicon Revision 2.0

Silicon revision 2.0 applicable usage notes have been found on a later silicon revision. For more details, see Section 2.1, Usage Notes for Silicon Revision 2.1.

3.2 Silicon Revision 2.0 Known Design Exceptions to Functional Specifications

Silicon revision 2.0 applicable advisories have been found on a later silicon revision. For more details, see Section 2.2, Silicon Revision 2.1 Known Design Exceptions to Functional Specifications



4 Silicon Revision 1.1 Usage Notes and Known Design Exceptions to Functional Specifications

This section describes the usage notes and advisories that apply to silicon revision 1.1 of the device.

4.1 Usage Notes for Silicon Revision 1.1

Usage notes highlight and describe particular situations where the device's behavior may not match presumed or documented behavior. This may include behaviors that affect device performance or functional correctness. These usage notes will be incorporated into future documentation updates for the device (such as the device-specific data sheet), and the behaviors they describe will not be altered in future silicon revisions.

4.1.1 RTC Standby Power Consumption Is Elevated if the Module Is Not Configured Correctly

The RTC module is designed with the ability to keep time while the rest of the device is power cycled off and on. This ability is achieved by placing the RTC in its own power domain and isolating it from the device reset signal.

When the CVDD supply is powered down, the RTC_CVDD supply will experience elevated standby power consumption because of leakage between the RTC and core power domains. The RTC module includes circuitry that eliminates the leakage paths between the two domains when the SPLITPOWER bit is set to 1 in the control register (CTRL). The SPLITPOWER bit is a write-only bit that will always read back 0. Therefore, typical read-modify-write sequences should not be used when writing to the CTRL register because the SPLITPOWER bit will be cleared back to 0.

Also note that the SPLITPOWER bit has a default value of 0 after RTC module reset, and the only reset available to the RTC module is a software reset, therefore RTC is in an indeterminate state when the RTC_CVDD supply is first powered on. The RTC module should be reset, and the SPLITPOWER bit should be set to 1 before placing the device in a CVDD powered down standby state.

The SPLITPOWER bit is permanently set to 1 inside the RTC module beginning with Silicon Revision 2.0 of the device.

4.1.2 SYSCFG: Possible Race Condition When Using KICK Registers

When two or more threads are simultaneously accessing the SYSCFG registers, there is the potential for one thread to lock the SYSCFG registers while another thread is still accessing them. There is no hardware semaphore to prevent this from occurring.

For example, the race condition can occur in the following situation

- 1. Thread 1 unlocks the SYSCFG register by writing to the KICK registers
- 2. An interrupt occurs and Thread 2 unlocks the SYSCFG registers as well
- 3. Thread 2 finishes and locks the SYSCFG registers
- 4. Thread 1 is locked out of the SYSCFG registers and is unable to complete its task

To prevent the SYSCFG lockout race condition, the application should unlock the SYSCFG registers via the KICK registers and leave them permanently unlocked.



4.1.3 SATA & USB Digital Supplies Must Be Powered for Proper Device Operation

For silicon revisions prior to 2.0, the SATA and USB digital supply pins must be powered up. These supplies provide power to logic that is critical for device initialization during reset. A bad initialization sequence will cause the device boot process to fail. Another symptom of a bad initialization sequence is that the DIEIDRx registers (0x01C14008h – 0x01C14017h) will appear as all zeros.

Starting with silicon revision 2.0, the affected logic will be powered by the CVDD core supply instead of the USB and SATA supplies.

The following is a list of the supply pins affected:

Table 15. Supply Pins Affected

| Digital Supply | Pin |
|----------------|-----|
| SATA_VDD | M2 |
| SATA_VDD | N4 |
| SATA_VDD | P1 |
| SATA_VDD | P2 |
| USB_CVDD | M12 |

4.2 Silicon Revision 1.1 Known Design Exceptions to Functional Specifications

The advisories are not enumerated in sequential order and hence some numbers may not appear in the document

Table 16. Silicon Revision 1.1 Advisory List

| Title | Page |
|--|------|
| Advisory 1.1.2 — Under Specific Conditions, SDMA Activity Can Corrupt the L1D Cache and L2 RAM | 34 |
| Advisory 1.1.7 — Low Voltage Operating Points (1.1V, 1.0V) Not Supported | 37 |
| Advisory 1.1.11 — Hardware RESET Reliability Lifetime | 38 |
| Advisory 1.1.15 — Emulation Suspend Not Functional for McBSP0, McBSP1, TIMER2, and VPIF | 39 |
| Advisory 1.1.16 — DSP SDMA/IDMA: Unexpected Stalling and Potential Deadlock Condition | 40 |



Advisory 1.1.2 Under Specific Conditions, SDMA Activity Can Corrupt the L1D Cache and L2 RAM

Revision(s) Affected

1.1 and earlier

Details

Note: DMA refers to all non-CPU requests. SDMA refers to external system DMA master requests handled via the Slave Direct Memory Access port.

The C674x Megamodule uses a two-way set associative cache for L1D. This means that every physical memory location in the system has two possible set/way locations in the cache where it can reside. See TMS320C674x DSP Megamodule Reference Guide, Literature Number - SPRUFK5 for more information on the L1D cache architecture. Updated (dirty) values in L1D cache are not written back to external memory until cache activity evicts a cache-line (victim write-back) or a write-back is requested by the application.

An L1D cache-line corruption event occurs when all of the following conditions are met:

- L1D cache evicts a dirty line (Line A) while allocating a new line (Line B) in the same set/way (cache Lines A and B consist of 64-bytes each). In order for this to happen, the following will have taken place:
 - (a) Line A was previously read by CPU because L1D is a read-allocate cache,
 - (b) Line A is dirty because its value was modified by CPU, and
 - (c) Line B is read by CPU
- 2. Both Line A and Line B are associated with L2 RAM, and
- 3. While the original L1D victim write-back from condition (1) is in progress, the SDMA performs both:
 - (a) a read or write operation to Line A in L2 RAM and
 - (b) a write operation to Line B in L2 RAM.

If all of the above conditions are met, the L2 RAM data associated with the Line A victim writeback will become corrupt. Additionally, the Line B data originating from the SDMA write will also become corrupt in L1D cache. Figure 11 shows an example scenario of L1D cache and L2 RAM corruption.




Figure 11. Example of L1D Cache and L2 RAM Corruption

Workaround(s) Method 1

In cases where buffer access will not be shared between CPU and SDMA, unintended CPU/SDMA cache-line sharing can be avoided by aligning CPU and SDMA buffers to 64-byte boundaries. Aligning buffers to 64-byte boundaries will result in wasted space, however it ensures that the CPU and SDMA buffers will not



have partial segments which overlap into the same L1D cache line.

```
/** Pseudo code only **/
    Uint8 *SDMA_BUFF, *CPU_BUFF;

    /* 64-byte aligned allocation Option 1 */
    SDMA_BUFF = malloc( (Int32) (( SDMA_BUFF_SIZE + 63)/64) * 64 );
    CPU_BUFF = malloc( (Int32) ((CPU_BUFF_SIZE + 63)/64) * 64 );

    SDMA_BUFF = (Uint8 *) ( (Int32) SDMA_BUFF & ~63 );
    CPU_BUFF = (Uint8 *) ( (Int32) CPU_BUFF & ~63 );

    /* 64-byte aligned allocation Option 2 with BIOS Call */
    SDMA_BUFF = MEM_alloc( IRAM, SDMA_BUFF_SIZE, 64 );
    CPU_BUFF = MEM_alloc( IRAM, CPU_BUFF_SIZE, 64 );
```

Method 2

Manage access to a 64-byte boundary aligned buffer that is shared between CPU and SDMA by implementing a semaphore and forcing cache writeback operations after CPU writes. With this method, the semaphore ensures that there is clear ownership of the buffer between CPU and SDMA, and the CPU manages cache coherence by using explicit cache writeback operations.

```
/** Pseudo code only **/
           /* Example with EDMA as the external master */
           EDMA_ISR() {
               /* EDMA releases ownership of buffer */
              SEM_post(SyncSemaphore);
              return;
 main() {
              while(COND) {
                  /* CPU waits for ownership of buffer */
                  SEM_pend(SyncSemaphore);
                   /*********
                   /*** CPU Processing ***/
                   /********
                  /* Cache writeback for shared block */
                  /* Buffer must be 64-byte aligned
                  BCACHE_wbInv( blockPtr, blockSize, WAIT );
                  /* Initiate EDMA */
                  EDMA_Event_Generate();
               }
           }
```

Method 3

Configure the entire L2 RAM as cache. Critical peripheral data can be accessed in L1D RAM or L3 RAM instead of L2 RAM.

Method 4

Do not allow SDMA to access L2 RAM. SDMA can use buffers in L1D RAM or L3 RAM instead of L2 RAM.



Method 5

Do not configure L1D memory as cache - use the entire address space as RAM.



Advisory 1.1.7 Low Voltage Operating Points (1.1V, 1.0V) Not Supported

Revision(s) Affected 1.1 and earlier

Details The low-voltage operating points are not supported on revisions 1.1 and earlier. The

support of these operating points is planned for revision 2.0.

Workaround(s) None



Advisory 1.1.11 Hardware RESET Reliability Lifetime

Revision(s) Affected

1.1 and earlier

Details

A potential reliability issue has been discovered when hardware resets (RESET pin high-to-low transitions) occur. If any of the dual-voltage LVCMOS IOs on the device are being operated at 3.3V nominal and a hardware reset occurs, some 1.8V transistors in the IOs buffers are briefly exposed to 3.3V. This exposure to high voltage has the potential to degrade the gate oxide integrity of the transistors over repeated resets.

This issue does not occur during a power-up condition where the RESET pin is held low.

This issue does not occur with software resets or watchdog timer induced resets.

This issue does not occur if all dual-voltage LVCMOS IO buffers are being operated at 1.8V nominal.

Reliability estimates have been made to determine a budget for the number of resets in a product lifetime to maintain the reliability of the device under 50 FIT.

- At a junction temperature of 105°C, the total number of hardware resets in the product lifetime should not exceed 125,000 hardware resets.
- At a junction temperature of 90°C, the total number of hardware resets in the product lifetime should not exceed 250,000 hardware resets.

Workaround(s)

Limit the number of hardware reset to within the limits listed above.



Advisory 1.1.15 Emulation Suspend Not Functional for McBSP0, McBSP1, TIMER2, and VPIF

Revision(s) Affected 1.1 and earlier

Details Device peripherals often include an emulation suspend function that gracefully halts

peripheral activity. This function is activated when the target CPU is halted through emulator debug. While halted, the control and status registers for the module can be

viewed and manipulated for debug purposes.

For the affected silicon revisions, the emulation suspend function for McBSP0, McBSP1, TIMER2, and VPIF is not functional – the affected peripherals will not halt when the DSP

is halted.

Workaround(s) None



Advisory 1.1.16

DSP SDMA/IDMA: Unexpected Stalling and Potential Deadlock Condition

Revision(s) Affected

1.1 and earlier

Details

Note: This advisory is not applicable if DSP L2 memory is configured as 100% cache or L2 RAM is not accessed by IDMA or SDMA during run-time.

The C674x Megamodule has a Master Direct Memory Access (MDMA) bus interface and a Slave Direct Memory Access (SDMA) bus interface. The MDMA interface provides DSP access to resources outside the C674x Megamodule.

The MDMA interface is typically used for CPU/cache accesses to memory beyond the Level 2 (L2) memory level. These accesses include cache line allocates, write-backs, and non-cacheable loads and stores to/from system memories. The cacheable memories external to the C674x Megamodule are listed in Table 17.

Table 17. Cacheable External Memory Resources

| External Memory | Address Range |
|-----------------|---------------------------|
| Shared Ram | 0x8000 0000 – 0x8001 FFFF |
| EMIFA | 0x4000 0000 – 0x67FF FFFF |
| DDR2/mDDR | 0xC000 0000 – 0xCFFF FFFF |

The SDMA interface allows other DMA master peripherals (listed in Table 18) to access Level 1 Data (L1D), Level 1 Program (L1P), and L2 RAM DSP memories.

Table 18. DMA Master Peripherals

| Peripheral | Group |
|--------------|-------|
| EDMA0 TC0 RD | Α |
| EDMA0 TC0 WR | В |
| EDMA0 TC1 RD | С |
| EDMA0 TC1 WR | D |
| EDMA1 TC0 RD | E |
| EDMA1 TC0 WR | F |
| UHPI | G |
| USB0 | G |
| USB1 | G |
| EMAC | G |
| PRU | Н |
| SATA | 1 |
| UPP | I |
| VPIF | I |

The C674x Megamodule has an L1D cache and L2 cache both implementing write-back data caches— it keeps updated values for external memory in cache for as long as possible. It writes these updated values, called "victims", to external memory when it needs to make room for new data or when requested to do so by the application. The L1D sends its victims to L2. The caching architecture has pipelining, meaning multiple requests could be pending between L1, L2, and MDMA. For more details on the C674x Megamodule and its MDMA and SDMA ports, see the TMS320C674x Megamodule Reference Guide (literature number SPRUFK5).



Ideally, the MDMA (dashed-dotted line in Figure 12) and SDMA/IDMA paths (dashed lines in Figure 12) operate independently with minimal interference. Normally MDMA accesses may stall for extended periods of time due to expected system level delays (e.g., bandwidth limitations). However, when using L2 as RAM, SDMA and IDMA accesses to L2/L1 may experience unexpected stalling in addition to the normal stalls seen by the MDMA interface. For latency-sensitive traffic, the SDMA stall can result in missing real-time deadlines. In a more severe case, the SDMA stall can produce a deadlock condition in the device. An IDMA stall cannot produce a deadlock condition.

Note: SDMA/IDMA accesses to L1P/D will not experience an unexpected stall if there are no SDMA/IDMA accesses to L2. Unexpected SDMA/IDMA stalls to L1 happen only when they are pipelined behind L2 accesses. Additionally, the deadlock scenario will be avoided if there are no SDMA accesses to L2.

Figure 12 is provided for illustrative purposes and is incomplete because of simplification. The IDMA/SDMA (dashed-lines) path could also go to L1D/L1P memories, and IDMA can go to DSP CFG peripherals. MDMA transactions can originate also from L1P or L1D through the L2 controller or directly from DSP).




Figure 12. C674x Megamodule

The duration of the SDMA/IDMA stalls depend on the quantity/characteristics of the L1/L2 cache and the MDMA traffic in the system. Therefore, it is difficult to predict if stalling will occur and for how long.

IDMA/SDMA stalling and any system impact is most likely in systems with excessive context switching, L1/L2 cache miss/victim traffic, and heavy access to external memory.



Use the following procedure to determine if SDMA/IDMA stalling is the cause of real-time deadline misses for existing applications. Situations where real-time deadlines may be missed include loss of McASP samples and poor peripheral throughput.

- Determine if the transfer that is missing the real-time deadline is accessing L2 or L1D memory. If not, then SDMA/IDMA stalling is not the source of the real-time deadline miss.
- 2. Identify all SDMA transfers to/from L2 memory (for example, EDMA transfer to/from L2 from/to a UART, HPI block transfer to/from L2). If there are no SDMA transfers to/from L2, then SDMA/IDMA stalling is not the source of the problem.
- 3. Redirect all SDMA transfers to L2 memory to other memories using one of the following methods:
 - (a) Temporarily transfer all the L2 SDMA transfers to L1D SRAM.
 - (b) If not all L2 SDMA transfers can be moved to L1D memory, temporarily direct some of the transfers to memory in Table 1 and keep the rest in L1D memory. There should be no L2 SDMA transfers.

If real-time deadline misses are solved using any of the options in Step 3, then IDMA/SDMA stalling is likely the source of the problem.

A deadlock situation may arise if the following sequence of events occurs:

Step 1: A DMA master from any group (listed in Table 2) issues a write command to the DSP's SDMA, and a DMA master from the same group issues a subsequent write command to cacheable memory outside of the C674x Megamodule (listed in Table 1). All write commands pass through Switched Central Resource 1 (SCR1). For more details on SCRs, see the device System Reference Guide SPRUFK9.

Step 2: The DSP's SDMA asserts itself as not ready and is unable to accept the write data from Step 1, and a cache line writeback is initiated from DSP memory to the same cacheable memory from Step 1. The cache line writeback command also passes through SCR1.

With the above scenario, it is possible for SCR1 to order the write commands from Step 1 in front of the write commands from Step 2. Due to the MDMA/SDMA blocking behavior, the SDMA commands from Step 2 will be waiting for the MDMA traffic from Step 1 to finish, resulting in a deadlock situation at SCR1. Figure 13 is provided for illustrative purposes and is incomplete because of simplification.




Figure 13. SCR1 System Interconnect



Workaround(s)

Entirely eliminate IDMA/SDMA stalling and potential for a deadlock condition using one of the following two methods:

- Configure the entire L2 RAM as 100% cache (e.g., move all data buffers from L2 to L1D or other memory). Note: Some throughput degradation is expected when the buffers are moved out to external memo
- 2. Eliminate all IDMA/SDMA access to L2 RAM when IDMA/SDMA stalling would have an impact by performing one of the following:
 - (a) Constrain each DMA master group to perform writes to either DSP memory space or external memory space, but not to both, or
 - (b) Force each DMA master group to complete pending write commands to either DSP memory space or cacheable memory space before initiating writes to a different destination. Pending write commands from DMA masters are forced to complete when the DMA master initiates a read from the same destination memory. Note that in the case of off-chip memory, a read command only forces the completion of write commands within a 2KB-aligned window.



5 Silicon Revision 1.0 Usage Notes and Known Design Exceptions to Functional Specifications

This section describes the usage notes and advisories that apply to silicon revision 1.0 of the device.

5.1 Usage Notes for Silicon Revision 1.0

Silicon revision 1.0 applicable usage notes have been found on a later silicon revision. For more details, see Section 4, Usage Notes for Silicon Revision 1.1.

5.2 Silicon Revision 1.0 Known Design Exceptions to Functional Specifications

Silicon revision 1.0 applicable advisories have been found on a later silicon revision. For more details, see Table 16, Silicon Revision 1.1 Known Design Exceptions to Functional Specifications.



www.ti.com Revision History

Revision History

This silicon errata revision history highlights the technical changes made to this document.

Revision History

ADDITIONS/MODIFICATIONS/DELETIONS

Changes that were made from SPRZ303 to SPRZ303A

- · Added Silicon Revision 1.0 Usage Notes and Known Design Exceptions to Functional Specifications
- · Added Silicon Revision 1.1 Usage Notes and Known Design Exceptions to Functional Specifications

Changes that were made from SPRZ303A to SPRZ303B

· Added Silicon Revision 2.0 Usage Notes and Known Design Exceptions to Functional Specifications

Changes that were made from SPRZ303B to SPRZ303C

- · Advisory 2.0.6 Potential USB 2.0 Soft Reset Timing Violation Update
- Advisory 2.0.17 SDMA Activity Can Corrupt L1D When L2 Is Configured as Mixed/Cache/SRAM
- Advisory 2.0.18 DVDD18 Can Pull Up to 2.7V When using Dual-Voltage IOs at 3.3V
- Advisory 2.0.19 USB 2.0 On-The-Go (OTG) Session Request Protocol (SRP) Is Not Supported
- Usage Note: SATA & USB Digital Supplies Must Be Powered for Proper Operation

Changes that were made from SPRZ303C to SPRZ303D

- Revision Identification Table Updated for Silicon Revision 2.1
- · Device Marking Figure Added

Changes that were made from SPRZ303D to SPRZ303E

- · Usage Note: System-Level ESD Immunity
- Advisory 2.1.21 USB0 PLL Mean Frequency Can Drift Across Large Temperature Swings
- Advisory 2.1.22 SATA: Link Establishment Fails With SATA GEN3 Capable Targets

Changes that were made from SPRZ303E to SPRZ303F

 Added Advisory 2.1.23 - BOOT: Internal Pullup Resistors for BOOT[7:0] Pins Are Sometimes Enabled During Reset, Leading to Boot Failures

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Applications

Automotive and Transportation www.ti.com/automotive

e2e.ti.com

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| | | • | |
|-------------------|------------------------|-----------------------------|-----------------------------------|
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |

RFID <u>www.ti-rfid.com</u>
OMAP Mobile Processors www.ti.com/omap

Products

Audio

Wireless Connectivity www.ti.com/wirelessconnectivity

www.ti.com/audio

TI E2E Community Home Page

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated