

TPS2041B, TPS2042B TPS2043B, TPS2044B, TPS2051B TPS2052B, TPS2053B, TPS2054B

SLVS514L -JUNE 2010-REVISED JUNE 2011

CURRENT-LIMITED, POWER-DISTRIBUTION SWITCHES

Check for Samples: TPS2041B, TPS2042B, TPS2043B, TPS2044B, TPS2051B, TPS2052B, TPS2053B, TPS2054B


FEATURES

www.ti.com

- 70-mΩ High-Side MOSFET
- 500-mA Continuous Current
- Thermal and Short-Circuit Protection
- Accurate Current Limit (0.75 A min, 1.25 A max)
- Operating Range: 2.7 V to 5.5 V
- 0.6-ms Typical Rise Time
- Undervoltage Lockout
- Deglitched Fault Report (OC)
- No OC Glitch During Power Up
- Maximum Standby Supply Current:
 1-μA (Single, Dual) or 2-μA (Triple, Quad)
- Ambient Temperature Range: -40°C to 85°C
- UL Recognized, File Number E169910
- Additional UL Recognition for TPS2042B and TPS2052B for Ganged Configuration

APPLICATIONS

- Heavy Capacitive Loads
- Short-Circuit Protections




[†]All enable inputs are active high for the TPS205xB series.
NC - No connect

DESCRIPTION

The TPS204xB/TPS205xB power-distribution switches are intended for applications where heavy capacitive loads and short circuits are likely to be encountered. These devices incorporates $70\text{-}m\Omega$ N-channel MOSFET power switches for power-distribution systems that require multiple power switches in a single package. Each switch is controlled by a logic enable input. Gate drive is provided by an internal charge pump designed to control the power-switch rise times and fall times to minimize current surges during switching. The charge pump requires no external components and allows operation from supplies as low as 2.7 V.

When the output load exceeds the current-limit threshold or a short is present, the device limits the output current to a safe level by switching into a constant-current mode, pulling the overcurrent (OCx) logic output low. When continuous heavy overloads and short-circuits increase the power dissipation in the switch, causing the junction temperature to rise, a thermal protection circuit shuts off the switch to prevent damage. Recovery from a thermal shutdown is automatic once the device has cooled sufficiently. Internal circuitry ensures that the switch remains off until valid input voltage is present. This power-distribution switch is designed to set current limit at 1 A typically.



See TI Switch Portfolio at http://www.ti.com/usbpower



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

www.ti.com





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DEVICE INFORMATION⁽¹⁾

| | | | TYPICAL | | PACKAGED DEVICES | | | | |
|----------------|-------------|--|--|--------------------------|------------------|-----------|--------------|-------------|--|
| T _A | ENABLE | RECOMMENDED MAXIMUM CONTINUOUS LOAD CURRENT | SHORT- CIRCUIT CURRENT LIMIT AT 25°C | NUMBER OF SWITCHES | MSOP (DGN) | SOIC (D) | SOT-23 (DBV) | SON (DRB) | |
| | Active low | | | Single | TPS2041BDGN | TPS2041BD | TPS2041BDBV | | |
| | Active high | | | Single | TPS2051BDGN | TPS2051BD | TPS2051BDBV | | |
| | Active low | | | Dual | TPS2042BDGN | TPS2042BD | | TPS2042BDRB | |
| -40°C to | Active high | 0.5 A | 1 A | Dual | TPS2052BDGN | TPS2052BD | | TPS2052BDRB | |
| 85°C | Active low | 0.5 A | IA | Triple | 1 | TPS2043BD | | | |
| | Active high | | | Triple | 1 | TPS2053BD | | | |
| | Active low | | | Quad | 1 | TPS2044BD | | | |
| | Active high | | | Quad | - | TPS2054BD | | | |

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted (1)

| over operating nee-all temperature ran | ge unless otherwise noted | |
|---|---------------------------|------------------------------|
| | | UNIT |
| Input voltage range, V _{I(IN)} , V _{I(INx)} (2) | | -0.3 V to 6 V |
| Output voltage range, V _{O(OUT)} , V _{O(OUTx)} (2) | | -0.3 V to 6 V |
| Input voltage range, $V_{I(\overline{EN})}$, $V_{I(\overline{ENx})}$, $V_{I(EN)}$, $V_{I(EN)}$ | I(ENx) | -0.3 V to 6 V |
| Voltage range, V _{I(/OC)} , V _{I(\overline{OCx})} | | -0.3 V to 6 V |
| Continuous output current, I _{O(OUT)} , I _{O(OUTx)} | | Internally limited |
| Continuous total power dissipation | | See Dissipation Rating Table |
| Operating virtual junction temperature rang | e, T _J | -40°C to 125°C |
| Storage temperature range, T _{stg} | | -65°C to 150°C |
| Flooting that is discharge (FCD) and other | Human body model (HBM) | 2 kV |
| Electrostatic discharge (ESD) protection | Charge device model (CDM) | 500 V |

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.


DISSIPATING RATING TABLE

| PACKAGE | THERMAL RESISTANCE, θ _{JA} | T _A ≤ 25°C POWER RATING | DERATING FACTOR ABOVE T _A = 25°C | T _A = 70°C POWER RATING | T _A = 85°C POWER RATING |
|-------------------------------|--|---------------------------------------|--|---------------------------------------|---------------------------------------|
| DGN-8 | | 1712.3 mW | 17.123 mW/°C | 941.78 mW | 684.93 mW |
| D-8 | | 585.82 mW | 5.8582 mW/°C | 322.20 mW | 234.32 mW |
| D-16 | | 898.47 mW | 8.9847 mW/°C | 494.15 mW | 359.38 mW |
| DBV-5 | | 285 mW | 2.85 mW/°C | 155 mW | 114 mW |
| DRB-8 (Low-K) ⁽¹⁾ | 270 °CW | 370 mW | 3.71 mW/°C | 203 mW | 148 mW |
| DRB-8 (High-K) ⁽²⁾ | 60 °CW | 1600 mW | 16.67 mW/°C | 916 mW | 866 mW |

¹⁾ Soldered PowerPAD on a standard 2-layer PCB without vias for thermal pad. See TI application note SLMA002 for further details.

⁽²⁾ All voltages are with respect to GND.

⁽²⁾ Soldered PowerPAD on a standard 4-layer PCB with vias for thermal pad. See TI application note SLMA002 for further details.







RECOMMENDED OPERATING CONDITIONS

| | MIN | MAX | UNIT |
|---|-----|-----|------|
| Input voltage, V _{I(IN)} , V _{I(INx)} | 2.7 | 5.5 | V |
| Input voltage, $V_{I(\overline{EN})}$, $V_{I(\overline{ENx})}$, $V_{I(ENx)}$, $V_{I(ENx)}$ | 0 | 5.5 | V |
| Continuous output current, I _{O(OUT)} , I _{O(OUTx)} | 0 | 500 | mA |
| Operating virtual junction temperature, T _J | -40 | 125 | °C |

ELECTRICAL CHARACTERISTICS

over recommended operating junction temperature range, $V_{I(IN)} = 5.5 \text{ V}$, $I_O = 0.5 \text{ A}$, $V_{I(/ENx)} = 0 \text{ V}$ (unless otherwise noted)

| | PARAMETER | | TEST CONDITIONS | S (1) | MIN | TYP | MAX | UNIT | |
|---------------------|--|--|---|---|------|----------|------------|------|--|
| POWE | R SWITCH | | | | | | | | |
| | Static drain-source on-state resistance, 5-V operation and 3.3-V operation | $V_{I(IN)} = 5 \text{ V or } 3.3 \text{ V, } I_{C}$ -40°C \le T _J \le 125°C |) = 0.5 A, | D and DGN packages DBV package only | | 70 95 | 135 140 | mΩ | |
| r _{DS(on)} | Static drain-source on-state resistance, 2.7-V operation | $V_{I(IN)} = 2.7 \text{ V}, I_O = 0.5$ -40°C \le T _J \le 125°C | Α, | D and DGN packages | | 75 | 150 | mΩ | |
| | Static drain-source on-state resistance, 5-V operation | $V_{I(IN)} = 5 \text{ V}, I_O = 1.0 \text{ A}$ connected, $0^{\circ}\text{C} \leq \text{T}_\text{J} \leq$ | | DGN package, TPS2042B/52B | | | 49 | mΩ | |
| | D'an t'ann and and | V _{I(IN)} = 5.5 V | | | | 0.6 | 1.5 | | |
| t _r | Rise time, output | V _{I(IN)} = 2.7 V | $C_1 = 1 \mu F$ | T 05°C | | 0.4 | 1 | | |
| | Call time autout | V _{I(IN)} = 5.5 V | $R_L = 10 \Omega$ | $T_J = 25^{\circ}C$ | 0.05 | | 0.5 | ms | |
| t _f | Fall time, output | V _{I(IN)} = 2.7 V | | | 0.05 | | 0.5 | ı | |
| ENABI | E INPUT EN AND ENX | | | | | | | | |
| V_{IH} | High-level input voltage | $2.7 \text{ V} \le \text{V}_{\text{I(IN)}} \le 5.5 \text{ V}$ | | | 2 | | | V | |
| V_{IL} | Low-level input voltage | $2.7 \text{ V} \le V_{I(IN)} \le 5.5 \text{ V}$ | | | | | 8.0 | V | |
| I _I | Input current | $V_{I(\overline{ENx})} = 0 \text{ V or } 5.5 \text{ V}$ | | | -0.5 | | 0.5 | μΑ | |
| t _{on} | Turnon time | $C_L = 100 \ \mu F, \ R_L = 10 \ g$ | Ω | | | | 3 | l mo | |
| t_{off} | Turnoff time | $C_L = 100 \ \mu F, \ R_L = 10 \ g$ | Ω | | | | 10 | ms | |
| CURRI | ENT LIMIT | | | | | | | | |
| | | V _{I(IN)} = 5 V, OUT conn | ected to GND, | $T_J = 25^{\circ}C$ | 0.75 | 1 | 1.25 | ı. | |
| | | deviće enabled into sh | ort-circuit | -40°C ≤ T _J ≤ 125°C | 0.7 | 1 | 1.3 | | |
| I _{OS} | Short-circuit output current | V _{I(IN)} = 5 V, OUT1 and GND, device enabled measure at IN | | 0°C ≤ T _J ≤ 70°C TPS2042B/52B | 1.5 | | | A | |
| | O | V 5 V 400 A/- | TPS2041B/51B | | Ios | 1.5 | 1.9 | | |
| loc | Overcurrent trip threshold | $V_{IN} = 5 \text{ V}, 100 \text{ A/s}$ | TPS2042B/52B | | Ios | 1.55 | 2.0 | Α | |
| SUPPL | Y CURRENT (TPS2041B, TP | S2051B) | | | | | | | |
| 0 | | No load on OUT, V _{I(EN} | _(v) = 5.5 V, | $T_J = 25^{\circ}C$ | | 0.5 | 1 | | |
| Supply | current, low-level output | or $V_{I(ENx)} = 0 V$ | , | -40°°C ≤ T _J ≤ 125°C | | 0.5 | 5 | μΑ | |
| C | annual biob land antend | No load on OUT, $V_{I(\overline{ENX})} = 0 \text{ V}$, | | $T_J = 25^{\circ}C$ | | 43 | 60 | | |
| Supply | current, high-level output | or $V_{I(ENx)} = 5.5 \text{ V}$ | ···· | -40°C ≤ T _J ≤ 125°C | | 43 | 70 | μA | |
| Leakag | ge current | OUT connected to gro or V _{I(ENx)} = 0 V | und, $V_{I(\overline{ENx})} = 5.5 \text{ V},$ | -40°C ≤ T _J ≤ 125°C | | 1 | | μΑ | |
| Revers | e leakage current | $V_{I(OUTx)} = 5.5 \text{ V, IN} = 9$ | ground | $T_J = 25^{\circ}C$ | | 0 | | μA | |

⁽¹⁾ Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.



ELECTRICAL CHARACTERISTICS (continued)

over recommended operating junction temperature range, $V_{I(IN)} = 5.5 \text{ V}$, $I_O = 0.5 \text{ A}$, $V_{I(/ENx)} = 0 \text{ V}$ (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | S ⁽¹⁾ | MIN | TYP | MAX | UNIT |
|---|--|--------------------------------|-----|-----|-----|------|
| SUPPLY CURRENT (TPS2042B, T | PS2052B) | | | | | |
| | N. I. OUT. V. SEV | $T_J = 25^{\circ}C$ | | 0.5 | 1 | |
| Supply current, low-level output | No load on OUT, $V_{I(\overline{ENx})} = 5.5 \text{ V}$ | -40°C ≤ T _J ≤ 125°C | | 0.5 | 5 | μA |
| | | T _J = 25°C | | 50 | 70 | |
| Supply current, high-level output | No load on OUT, $V_{I(\overline{ENx})} = 0 \text{ V}$ | -40°C ≤ T _J ≤ 125°C | | 50 | 90 | μA |
| Leakage current | OUT connected to ground, V _{I(ENx)} = 5.5 V | -40°C ≤ T _J ≤ 125°C | | 1 | | μA |
| Reverse leakage current | $V_{I(OUTx)} = 5.5 \text{ V}, IN = ground$ | T _J = 25°C | | 0.2 | | μΑ |
| SUPPLY CURRENT (TPS2043B, T | PS2053B) | , | | | | |
| | N. I. OUT. V. O.V. | $T_J = 25^{\circ}C$ | | 0.5 | 2 | |
| Supply current, low-level output | No load on OUT, $V_{I(ENx)} = 0 \text{ V}$ | -40°C ≤ T _J ≤ 125°C | | 0.5 | 10 | μΑ |
| O made a manufacture de la contract | No local as OUT V | T _J = 25°C | | 65 | 90 | |
| Supply current, high-level output | No load on OUT, $V_{I(ENx)} = 5.5 \text{ V}$ | -40°C ≤ T _J ≤ 125°C | | 65 | 110 | μA |
| Leakage current | OUT connected to ground, V _{I(ENx)} = 0 V | -40°C≤ T _J ≤ 125°C | | 1 | | μΑ |
| Reverse leakage current | $V_{I(OUTx)} = 5.5 \text{ V}, INx = ground$ | T _J = 25°C | | 0.2 | | μΑ |
| SUPPLY CURRENT (TPS2044B, T | PS2054B) | | | | | |
| 0 | No load on OUT, $V_{I(\overline{ENx})} = 5.5 \text{ V}$, | T _J = 25°C | | 0.5 | 2 | |
| Supply current, low-level output | or $V_{I(ENx)} = 0 V$ | -40°C ≤ T _J ≤ 125°C | | 0.5 | 10 | μA |
| Complete annual bink level autout | No load on OUT, $V_{I(\overline{ENx})} = 0 \text{ V}$, | T _J = 25°C | | 75 | 110 | |
| Supply current, high-level output | or $V_{I(ENx)} = 5.5 \text{ V}$ | -40°C ≤ T _J ≤ 125°C | | 75 | 140 | μΑ |
| Leakage current | OUT connected to ground, $V_{I(\overline{ENx})} = 5.5 \text{ V}$, or $V_{I(ENx)} = 0 \text{ V}$ | -40°C≤ T _J ≤ 125°C | | 1 | | μΑ |
| Reverse leakage current | $V_{I(OUTx)} = 5.5 \text{ V}, INx = ground$ | $T_J = 25^{\circ}C$ | | 0.2 | | μΑ |
| UNDERVOLTAGE LOCKOUT | · | • | * | | | |
| Low-level input voltage, IN, INx | | | 2 | | 2.5 | V |
| Hysteresis, IN, INx | $T_J = 25^{\circ}C$ | | | 75 | | mV |
| OVERCURRENT OC and OCx | | | | | | |
| Output low voltage, V _{OL(/OCx)} | $I_{O(\overline{OCx})} = 5 \text{ mA}$ | | | | 0.4 | V |
| Off-state current | $V_{O(\overline{OCx})} = 5 \text{ V or } 3.3 \text{ V}$ | | | | 1 | μΑ |
| OC deglitch | OCx assertion or deassertion | | 4 | 8 | 15 | ms |
| THERMAL SHUTDOWN ⁽²⁾ | | | | | | |
| Thermal shutdown threshold | | | 135 | | | °C |
| Recovery from thermal shutdown | | | 125 | | | °C |
| Hysteresis | | | | 10 | | °C |

⁽²⁾ The thermal shutdown only reacts under overcurrent conditions.




DEVICE INFORMATION

Terminal Functions (TPS2041B and TPS2051B)

| | | TERMINAL | | | | |
|-------------------------------|----------|----------|----------|----------|-----|--|
| D AND DGN PACKAGE DBV PACKAGE | | | | CKAGE | I/O | DESCRIPTION |
| NAME | TPS2041B | TPS2051B | TPS2041B | TPS2051B | | |
| EN | 4 | _ | 4 | _ | - 1 | Enable input, logic low turns on power switch |
| EN | _ | 4 | _ | 4 | I | Enable input, logic high turns on power switch |
| GND | 1 | 1 | 2 | 2 | | Ground |
| IN | 2, 3 | 2, 3 | 5 | 5 | I | Input voltage |
| OC | 5 | 5 | 3 | 3 | 0 | Overcurrent open-drain output, active-low |
| OUT | 6, 7, 8 | 6, 7, 8 | 1 | 1 | 0 | Power-switch output |

Figure 1. Functional Block Diagram (TPS2041B and TPS2051B)



Note A: Current sense


Note B: Active low ($\overline{\text{EN}})$ for TPS2041B; Active high (EN) for TPS2051B



Terminal Functions (TPS2042B and TPS2052B)

| | TERMINAL | | | | | | |
|--------------------------|----------|----------|-----|--|--|--|--|
| D, DGN, and DRB PACKAGES | | | 1/0 | DESCRIPTION | | | |
| NAME | TPS2042B | TPS2052B | | | | | |
| EN1 | 3 | - | I | Enable input, logic low turns on power switch IN-OUT1 | | | |
| EN2 | 4 | - | I | Enable input, logic low turns on power switch IN-OUT2 | | | |
| EN1 | - | 3 | I | Enable input, logic high turns on power switch IN-OUT1 | | | |
| EN2 | - | 4 | I | Enable input, logic high turns on power switch IN-OUT2 | | | |
| GND | 1 | 1 | | Ground | | | |
| IN | 2 | 2 | I | Input voltage | | | |
| OC1 | 8 | 8 | 0 | Overcurrent, open-drain output, active low, IN-OUT1 | | | |
| OC2 | 5 | 5 | 0 | Overcurrent, open-drain output, active low, IN-OUT2 | | | |
| OUT1 | 7 | 7 | 0 | Power-switch output, IN-OUT1 | | | |
| OUT2 | 6 | 6 | 0 | Power-switch output, IN-OUT2 | | | |
| PowerPAD™ | - | - | | Internally connected to GND; used to heat-sink the part to the circuit board traces. Should be connected to GND pin. | | | |

Functional Block Diagram (TPS2042B and TPS2052B)



Note A: Current sense

Note B: Active low ($\overline{\text{ENx}}$) for TPS2042B; Active high (ENx) for TPS2052B






Terminal Functions (TPS2043B and TPS2053B)

| | TERMINAL | | | | | | | |
|---------------|----------|----------|-----|---|--|--|--|--|
| NAME TPS2043B | | TPS2053B | I/O | DESCRIPTION | | | | |
| EN1 | 3 | | I | Enable input, logic low turns on power switch IN1-OUT1 | | | | |
| EN2 | 4 | | I | Enable input, logic low turns on power switch IN1-OUT2 | | | | |
| EN3 | 7 | | I | Enable input, logic low turns on power switch IN2-OUT3 | | | | |
| EN1 | | 3 | I | Enable input, logic high turns on power switch IN1-OUT1 | | | | |
| EN2 | | 4 | ı | Enable input, logic high turns on power switch IN1-OUT2 | | | | |
| EN3 | | 7 | ı | Enable input, logic high turns on power switch IN2-OUT3 | | | | |
| GND | 1, 5 | 1, 5 | | Ground | | | | |
| IN1 | 2 | 2 | I | Input voltage for OUT1 and OUT2 | | | | |
| IN2 | 6 | 6 | I | Input voltage for OUT3 | | | | |
| NC | 8, 9, 10 | 8, 9, 10 | | No connection | | | | |
| OC1 | 16 | 16 | 0 | Overcurrent, open-drain output, active low, IN1-OUT1 | | | | |
| OC2 | 13 | 13 | 0 | Overcurrent, open-drain output, active low, IN1-OUT2 | | | | |
| OC3 | 12 | 12 | 0 | Overcurrent, open-drain output, active low, IN2-OUT3 | | | | |
| OUT1 | 15 | 15 | 0 | Power-switch output, IN1-OUT1 | | | | |
| OUT2 | 14 | 14 | 0 | Power-switch output, IN1-OUT2 | | | | |
| OUT3 | 11 | 11 | 0 | Power-switch output, IN2-OUT3 | | | | |



Figure 2. Functional Block Diagram (TPS2043B and TPS2053B)



Note A: Current sense

Note B: Active low (ENx) for TPS2043B; Active high (ENx) for TPS2053B






Terminal Functions (TPS2044B and TPS2054B)

| | TERMINAL | | I/O | DESCRIPTION | | | |
|------|----------|----------|-----|---|--|--|--|
| NAME | TPS2044B | TPS2054B | 1/0 | DESCRIPTION | | | |
| EN1 | 3 | - | I | Enable input, logic low turns on power switch IN1-OUT1 | | | |
| EN2 | 4 | - | I | Enable input, logic low turns on power switch IN1-OUT2 | | | |
| EN3 | 7 | - | I | Enable input, logic low turns on power switch IN2-OUT3 | | | |
| EN4 | 8 | - | I | Enable input, logic low turns on power switch IN2-OUT4 | | | |
| EN1 | - | 3 | I | Enable input, logic high turns on power switch IN1-OUT1 | | | |
| EN2 | - | 4 | ļ | Enable input, logic high turns on power switch IN1-OUT2 | | | |
| EN3 | - | 7 | ļ | Enable input, logic high turns on power switch IN2-OUT3 | | | |
| EN4 | - | 8 | I | Enable input, logic high turns on power switch IN2-OUT4 | | | |
| GND | 1, 5 | 1, 5 | | Ground | | | |
| IN1 | 2 | 2 | ļ | Input voltage for OUT1 and OUT2 | | | |
| IN2 | 6 | 6 | I | Input voltage for OUT3 and OUT4 | | | |
| OC1 | 16 | 16 | 0 | Overcurrent, open-drain output, active low, IN1-OUT1 | | | |
| OC2 | 13 | 13 | 0 | Overcurrent, open-drain output, active low, IN1-OUT2 | | | |
| OC3 | 12 | 12 | 0 | Overcurrent, open-drain output, active low, IN2-OUT3 | | | |
| OC4 | 9 | 9 | 0 | Overcurrent, open-drain output, active low, IN2-OUT4 | | | |
| OUT1 | 15 | 15 | 0 | Power-switch output, IN1-OUT1 | | | |
| OUT2 | 14 | 14 | 0 | Power-switch output, IN1-OUT2 | | | |
| OUT3 | 11 | 11 | 0 | Power-switch output, IN2-OUT3 | | | |
| OUT4 | 10 | 10 | 0 | Power-switch output, IN2-OUT4 | | | |



Figure 3. Functional Block Diagram (TPS2044B and TPS2054B)




Note A: Current sense

Note B: Active low (ENx) for TPS2044B; Active high (ENx) for TPS2054B



PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS

Figure 4. Test Circuit and Voltage Waveforms





Figure 5. Turnon Delay and Rise Time With 1-μF Load

Figure 6. Turnoff Delay and Fall Time With 1-µF Load



PARAMETER MEASUREMENT INFORMATION (continued)







Figure 7. Turnon Delay and Rise Time With 100-μF Load

Figure 8. Turnoff Delay and Fall Time With 100-μF Load






Figure 9. Short-Circuit Current,
Device Enabled Into Short

Figure 10. Inrush Current With Different Load Capacitance








Figure 11. 3-Ω Load Connected to Enabled Device Figure 12. 2-Ω Load Connected to Enabled Device TYPICAL CHARACTERISTICS

TURNON TIME TURNOFF TIME VS **INPUT VOLTAGE INPUT VOLTAGE** 1.0 3.3 $C_L = 100 \mu F$, $C_L = 100 \mu F$, $R_L = 10 \Omega$ $R_L = 10 \Omega$ 0.9 $T_A = 25^{\circ}C$ $T_A = 25^{\circ}C$ 0.8 3.2 0.7 Turnoff Time - ms Turnon Time - ms 0.6 3.1 0.5 0.4 3 0.3 0.2 2.9 0.1 2.8 5 2 V_I - Input Voltage - V V_I - Input Voltage - V Figure 13. Figure 14.



TYPICAL CHARACTERISTICS (continued)






Figure 15.



TPS2041B/2051B



TPS2042B/TPS2052B SUPPLY CURRENT, OUTPUT ENABLED




Figure 18.



TYPICAL CHARACTERISTICS (continued)

TPS2043B/TPS2053B SUPPLY CURRENT, OUTPUT ENABLED





Figure 19.


TPS2044B/2054B SUPPLY CURRENT, OUTPUT ENABLED





TPS2041B/2051B SUPPLY CURRENT, OUTPUT DISABLED

JUNCTION TEMPERATURE



TPS2042B/TPS2052B SUPPLY CURRENT, OUTPUT DISABLED

Figure 20.

JUNCTION TEMPERATURE




Figure 22.



TYPICAL CHARACTERISTICS (continued)

TPS2043B/TPS2053B SUPPLY CURRENT, OUTPUT DISABLED

vs JUNCTION TEMPERATURE




Figure 23.

TPS2044B/2054B SUPPLY CURRENT, OUTPUT DISABLED

JUNCTION TEMPERATURE





Figure 24.

STATIC DRAIN-SOURCE ON-STATE RESISTANCE

JUNCTION TEMPERATURE



SHORT-CIRCUIT OUTPUT CURRENT

JUNCTION TEMPERATURE





Figure 26.

TYPICAL CHARACTERISTICS (continued)

THRESHOLD TRIP CURRENT

INPUT VOLTAGE



THRESHOLD TRIP CURRENT

INPUT VOLTAGE





Figure 28.

UNDERVOLTAGE LOCKOUT vs



CURRENT-LIMIT RESPONSE

VS DEAK CUDDENT




Figure 30.



APPLICATION INFORMATION

POWER-SUPPLY CONSIDERATIONS




Figure 31. Typical Application (Example, TPS2042B)

A 0.01-µF to 0.1-µF ceramic bypass capacitor between IN and GND, close to the device, is recommended. Placing a high-value electrolytic capacitor on the output pin(s) is recommended when the output load is heavy. This precaution reduces power-supply transients that may cause ringing on the input. Additionally, bypassing the output with a 0.01-µF to 0.1-µF ceramic capacitor improves the immunity of the device to short-circuit transients.

OVERCURRENT

A sense FET is employed to check for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before $V_{I(IN)}$ has been applied (see Figure 17 through Figure 20). The TPS204xB/TPS205xB senses the short and immediately switches into a constant-current output.

In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload occurs, high currents may flow for a short period of time before the current-limit circuit can react. After the current-limit circuit has tripped (reached the overcurrent trip threshold), the device switches into constant-current mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is exceeded (see Figure 21 through Figure 24). The TPS204xB/TPS205xB is capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its constant-current mode.

OC RESPONSE

The $\overline{\text{OCx}}$ open-drain output is asserted (active low) when an overcurrent or overtemperature shutdown condition is encountered after a 10-ms deglitch timeout. The output remains asserted until the overcurrent or overtemperature condition is removed. Connecting a heavy capacitive load to an enabled device can cause a momentary overcurrent condition; however, no false reporting on $\overline{\text{OCx}}$ occurs due to the 10-ms deglitch circuit. The TPS204xB/TPS205xB is designed to eliminate false overcurrent reporting. The internal overcurrent deglitch eliminates the need for external components to remove unwanted pulses. $\overline{\text{OCx}}$ is not deglitched when the switch is turned off due to an overtemperature shutdown.






Figure 32. Typical Circuit for the OC Pin (Example, TPS2042B)

POWER DISSIPATION AND JUNCTION TEMPERATURE

The low on-resistance on the N-channel MOSFET allows the small surface-mount packages to pass large currents. The thermal resistances of these packages are high compared to those of power packages; it is good design practice to check power dissipation and junction temperature. Begin by determining the $r_{DS(on)}$ of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read $r_{DS(on)}$ from Figure 25. Using this value, the power dissipation per switch can be calculated by:

$$P_D = r_{DS(on)} \times I^2$$

Multiply this number by the number of switches being used. This step renders the total power dissipation from the N-channel MOSFETs.

Finally, calculate the junction temperature:

$$T_J = P_D \times R_{\theta JA} + T_A$$

Where:

T_A= Ambient temperature °C

 $R_{\theta JA}$ = Thermal resistance

P_D = Total power dissipation based on number of switches being used.

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally sufficient to get a reasonable answer.

THERMAL PROTECTION

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The TPS204xB/TPS205xB implements a thermal sensing to monitor the operating junction temperature of the power distribution switch. In an overcurrent or short-circuit condition, the junction temperature rises due to excessive power dissipation. Once the die temperature rises to approximately 140°C due to overcurrent conditions, the internal thermal sense circuitry turns the power switch off, thus preventing the power switch from damage. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 10°C, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed. The \overline{OCx} open-drain output is asserted (active low) when an overtemperature shutdown or overcurrent occurs.

UNDERVOLTAGE LOCKOUT (UVLO)

An undervoltage lockout ensures that the power switch is in the off state at power up. Whenever the input voltage falls below approximately 2 V, the power switch is quickly turned off. This facilitates the design of hot-insertion systems where it is not possible to turn off the power switch before input power is removed. The UVLO also keeps the switch from being turned on until the power supply has reached at least 2 V, even if the switch is enabled. On reinsertion, the power switch is turned on, with a controlled rise time to reduce EMI and voltage overshoots.



UNIVERSAL SERIAL BUS (USB) APPLICATIONS

The universal serial bus (USB) interface is a 12-Mb/s, or 1.5-Mb/s, multiplexed serial bus designed for low-to-medium bandwidth PC peripherals (e.g., keyboards, printers, scanners, and mice). The four-wire USB interface is conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two lines are provided for 5-V power distribution.

USB data is a 3.3-V level signal, but power is distributed at 5 V to allow for voltage drops in cases where power is distributed through more than one hub across long cables. Each function must provide its own regulated 3.3 V from the 5-V input or its own internal power supply.

The USB specification defines the following five classes of devices, each differentiated by power-consumption requirements:

- Hosts/self-powered hubs (SPH)
- Bus-powered hubs (BPH)
- Low-power, bus-powered functions
- High-power, bus-powered functions
- · Self-powered functions

Self-powered and bus-powered hubs distribute data and power to downstream functions. The TPS204xB/TPS205xB can provide-power distribution solutions to many of these classes of devices.

HOST/SELF-POWERED AND BUS-POWERED HUBS

Hosts and self-powered hubs have a local power supply that powers the embedded functions and the downstream ports (see Figure 33 and Figure 34). This power supply must provide from 5.25 V to 4.75 V to the board side of the downstream connection under full-load and no-load conditions. Hosts and SPHs are required to have current-limit protection and must report overcurrent conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers, and stand-alone hubs.




Figure 33. Typical One-Port USB Host / Self-Powered Hub






Figure 34. Typical Four-Port USB Host / Self-Powered Hub

Bus-powered hubs obtain all power from upstream ports and often contain an embedded function. The hubs are required to power up with less than one unit load. The BPH usually has one embedded function, and power is always available to the controller of the hub. If the embedded function and hub require more than 100 mA on power up, the power to the embedded function may need to be kept off until enumeration is completed. This can be accomplished by removing power or by shutting off the clock to the embedded function. Power switching the embedded function is not necessary if the aggregate power draw for the function and controller is less than one unit load. The total current drawn by the bus-powered device is the sum of the current to the controller, the embedded function, and the downstream ports, and it is limited to 500 mA from an upstream port.

LOW-POWER BUS-POWERED AND HIGH-POWER BUS-POWERED FUNCTIONS

Both low-power and high-power bus-powered functions obtain all power from upstream ports; low-power functions always draw less than 100 mA; high-power functions must draw less than 100 mA at power up and can draw up to 500 mA after enumeration. If the load of the function is more than the parallel combination of 44 Ω and 10 μ F at power up, the device must implement inrush current limiting (see Figure 35).




Figure 35. High-Power Bus-Powered Function (Example, TPS2042B)


USB POWER-DISTRIBUTION REQUIREMENTS

USB can be implemented in several ways, and, regardless of the type of USB device being developed, several power-distribution features must be implemented.

- · Hosts/self-powered hubs must:
 - Current-limit downstream ports
 - Report overcurrent conditions on USB V_{BUS}
- Bus-powered hubs must:
 - Enable/disable power to downstream ports
 - Power up at <100 mA
 - Limit inrush current ($<44 \Omega$ and 10 μ F)
- · Functions must:
 - Limit inrush currents
 - Power up at <100 mA

The feature set of the TPS204xB/TPS205xB allows them to meet each of these requirements. The integrated current-limiting and overcurrent reporting is required by hosts and self-powered hubs. The logic-level enable and controlled rise times meet the need of both input and output ports on bus-powered hubs, as well as the input ports for bus-powered functions (see Figure 36 through Figure 39).





 † USB rev 1.1 requires 120 μF per hub.

Figure 36. Hybrid Self / Bus-Powered Hub Implementation, TPS2041B/TPS2051B







Figure 37. Hybrid Self / Bus-Powered Hub Implementation, TPS2042B/TPS2052B





 † USB rev 1.1 requires 120 μF per hub.

Figure 38. Hybrid Self / Bus-Powered Hub Implementation, TPS2043B/TPS2053B






Figure 39. Hybrid Self / Bus-Powered Hub Implementation, TPS2044B/TPS2054B



GENERIC HOT-PLUG APPLICATIONS

In many applications it may be necessary to remove modules or pc boards while the main unit is still operating. These are considered hot-plug applications. Such implementations require the control of current surges seen by the main power supply and the card being inserted. The most effective way to control these surges is to limit and slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply normally turns on. Due to the controlled rise times and fall times of the TPS204xB/TPS205xB, these devices can be used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the TPS204xB/TPS205xB also ensures that the switch is off after the card has been removed, and that the switch is off during the next insertion. The UVLO feature insures a soft start with a controlled rise time for every insertion of the card or module.




Figure 40. Typical Hot-Plug Implementation (Example, TPS2042B)

By placing the TPS204xB/TPS205xB between the V_{CC} input and the rest of the circuitry, the input power reaches these devices first after insertion. The typical rise time of the switch is approximately 1 ms, providing a slow voltage ramp at the output of the device. This implementation controls system surge currents and provides a hot-plugging mechanism for any device.

DETAILED DESCRIPTION

Power Switch

The power switch is an N-channel MOSFET with a low on-state resistance. Configured as a high-side switch, the power switch prevents current flow from OUT to IN and IN to OUT when disabled. The power switch supplies a minimum current of 500 mA.

Charge Pump

An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires little supply current.

Driver

The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall times of the output voltage.

Enable (ENx)

The logic enable pin disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current. The supply current is reduced to less than 1 μ A or 2 μ A when a logic high is present on $\overline{\text{EN}}$. A logic zero input on $\overline{\text{EN}}$ restores bias to the drive and control circuits and turns the switch on. The enable input is compatible with both TTL and CMOS logic levels.



INSTRUMENTS

www.ti.com

Enable (ENx)

The logic enable disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current. The supply current is reduced to less than 1 μ A or 2 μ A when a logic low is present on ENx. A logic high input on ENx restores bias to the drive and control circuits and turns the switch on. The enable input is compatible with both TTL and CMOS logic levels.

Overcurrent (OCx)

The \overline{OCx} open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output remains <u>asserted</u> until the overcurrent or overtemperature condition is removed. A 10-ms deglitch circuit prevents the \overline{OCx} signal from oscillation or false triggering. If an overtemperature shutdown occurs, the \overline{OCx} is asserted instantaneously.

Current Sense

A sense FET monitors the current supplied to the load. The sense FET measures current more efficiently than conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver in turn reduces the gate voltage and drives the power FET into its saturation region, which switches the output into a constant-current mode and holds the current constant while varying the voltage on the load.

Thermal Sense

The TPS204xB/TPS205xB implements a thermal sensing to monitor the operating temperature of the power distribution switch. In an overcurrent or short-circuit condition, the junction temperature rises. When the die temperature rises to approximately 140°C due to overcurrent conditions, the internal thermal sense circuitry turns off the switch, thus preventing the device from damage. Hysteresis is built into the thermal sense, and after the device has cooled approximately 10 degrees, the switch turns back on. The switch continues to cycle off and on until the fault is removed. The open-drain false reporting output (OCx) is asserted (active low) when an overtemperature shutdown or overcurrent occurs.

Undervoltage Lockout

A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2 V, a control signal turns off the power switch.





REVISION HISTORY

| Ch | nanges from Revision F (June 2006) to Revision G | Page |
|--|--|------|
| • | Deleted Product Preview from the DBV package | 1 |
| • | Added TPS2060 1.5 A and TPS2064 1.5 A to the General Switch Catalog table | 1 |
| • | Added DRB package to the Ordering Information table | 2 |
| • | Added D, DGN and DBV package options to the r _{DS(on)} Test Condition | 3 |
| <u>•</u> | Added the DBV PACKAGE to the Terminal Functions table | 5 |
| Ch | nanges from Revision G (OCTOBER 2006) to Revision H | Page |
| <u>.</u> | Updated the General Switch Catalog table | 1 |
| Ch | nanges from Revision H (September 2007) to Revision I | Page |
| • | Added Featured Bullet: Additional UL Recognition | 1 |
| • | Added DRB-8 pinout package. | 1 |
| <u>. </u> | Added DRB-8 to the Dissipation Rating Table. | 2 |
| Ch | nanges from Revision I (October 2008) to Revision J | Page |
| • | Deleted Product Preview from the DRB package | 1 |
| • | Deleted Electrical Char Table note - This configuration has not been tested for UL certification. | 4 |
| Ch | nanges from Revision J (December 2008) to Revision K | Page |
| <u>.</u> | Deleted Electrical Char Table note - Estimated value. Final value pending characterization | 4 |
| Ch | nanges from Revision K (June 2010) to Revision L | Page |
| • | Added note to General Switch Catalog link at www.ti.com | 1 |
| • | Changed Table title from AVAILABLE AND ORDERING INFORMATION, TO: DEVICE INFORMATION and deleted (1) table note | 2 |
| • | Deleted lead temperature spec from the ABS MAX RATINGS table and changed MIL-STD-883C to (HBM) | 2 |
| • | Added I _{OC} spec to the ELEC CHARA TABLE | 3 |
| | Deleted Not tested in production, specified by design, note 2 in ELECTRICAL CHARA TABLE | 3 |

14-Sep-2011

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/ Ball Finish | MSL Peak Temp ⁽³⁾ | Samples (Requires Login) |
|------------------|------------|-------------------|--------------------|------|-------------|----------------------------|----------------------|------------------------------|-----------------------------|
| TPS2041BD | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2041BDBVR | ACTIVE | SOT-23 | DBV | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2041BDBVRG4 | ACTIVE | SOT-23 | DBV | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2041BDBVT | ACTIVE | SOT-23 | DBV | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2041BDBVTG4 | ACTIVE | SOT-23 | DBV | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2041BDG4 | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2041BDGN | ACTIVE | MSOP- PowerPAD | DGN | 8 | 80 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2041BDGN-ASY | OBSOLETE | MSOP- PowerPAD | DGN | 8 | | TBD | Call TI | Call TI | |
| TPS2041BDGNG4 | ACTIVE | MSOP- PowerPAD | DGN | 8 | 80 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2041BDGNR | ACTIVE | MSOP- PowerPAD | DGN | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2041BDGNRG4 | ACTIVE | MSOP- PowerPAD | DGN | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2041BDR | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2041BDRG4 | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2042BD | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2042BDG4 | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2042BDGN | ACTIVE | MSOP- PowerPAD | DGN | 8 | 80 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2042BDGNG4 | ACTIVE | MSOP- PowerPAD | DGN | 8 | 80 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |



14-Sep-2011

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/ Ball Finish | MSL Peak Temp ⁽³⁾ | Samples (Requires Login) |
|------------------|------------|-------------------|--------------------|------|-------------|----------------------------|----------------------|------------------------------|-----------------------------|
| TPS2042BDGNR | ACTIVE | MSOP- PowerPAD | DGN | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2042BDGNRG4 | ACTIVE | MSOP- PowerPAD | DGN | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2042BDR | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2042BDRBR | ACTIVE | SON | DRB | 8 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2042BDRBT | ACTIVE | SON | DRB | 8 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2042BDRG4 | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2043BD | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2043BDG4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2043BDR | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2043BDRG4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2044BD | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2044BDG4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2044BDR | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2044BDRG4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2051BD | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2051BDBVR | ACTIVE | SOT-23 | DBV | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2051BDBVRG4 | ACTIVE | SOT-23 | DBV | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2051BDBVT | ACTIVE | SOT-23 | DBV | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |



14-Sep-2011

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/ Ball Finish | MSL Peak Temp ⁽³⁾ | Samples (Requires Login) |
|------------------|------------|-------------------|--------------------|------|-------------|----------------------------|----------------------|------------------------------|-----------------------------|
| TPS2051BDBVTG4 | ACTIVE | SOT-23 | DBV | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2051BDG4 | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2051BDGN | ACTIVE | MSOP- PowerPAD | DGN | 8 | 80 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2051BDGNG4 | ACTIVE | MSOP- PowerPAD | DGN | 8 | 80 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2051BDGNR | ACTIVE | MSOP- PowerPAD | DGN | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2051BDGNRG4 | ACTIVE | MSOP- PowerPAD | DGN | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2051BDR | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2051BDRG4 | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2052BD | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2052BDG4 | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2052BDGN | ACTIVE | MSOP- PowerPAD | DGN | 8 | 80 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2052BDGNG4 | ACTIVE | MSOP- PowerPAD | DGN | 8 | 80 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2052BDGNR | ACTIVE | MSOP- PowerPAD | DGN | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2052BDGNRG4 | ACTIVE | MSOP- PowerPAD | DGN | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2052BDR | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2052BDRBR | ACTIVE | SON | DRB | 8 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2052BDRBT | ACTIVE | SON | DRB | 8 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2052BDRG4 | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |





www.ti.com 14-Sep-2011

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/ Ball Finish | MSL Peak Temp ⁽³⁾ | Samples (Requires Login) |
|------------------|------------|--------------|--------------------|------|-------------|----------------------------|----------------------|------------------------------|-----------------------------|
| TPS2053BD | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2053BDG4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2053BDR | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2053BDRG4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2054BD | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2054BDG4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2054BDR | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| TPS2054BDRG4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

14-Sep-2011

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS2041B, TPS2042B, TPS2051B:

• Automotive: TPS2041B-Q1, TPS2042B-Q1, TPS2051B-Q1

Enhanced Product: TPS2041B-EP

NOTE: Qualified Version Definitions:


- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION


www.ti.com 19-Oct-2011

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadran |
|--------------|-----------------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|-----------------|
| TPS2041BDBVR | SOT-23 | DBV | 5 | 3000 | 179.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TPS2041BDBVR | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TPS2041BDBVT | SOT-23 | DBV | 5 | 250 | 179.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TPS2041BDBVT | SOT-23 | DBV | 5 | 250 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| FPS2041BDGNR | MSOP- Power PAD | DGN | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.3 | 1.3 | 8.0 | 12.0 | Q1 |
| TPS2041BDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| FPS2042BDGNR | MSOP- Power PAD | DGN | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.3 | 1.3 | 8.0 | 12.0 | Q1 |
| TPS2042BDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| TPS2042BDRBR | SON | DRB | 8 | 3000 | 330.0 | 12.4 | 3.3 | 3.3 | 1.0 | 8.0 | 12.0 | Q2 |
| TPS2042BDRBT | SON | DRB | 8 | 250 | 180.0 | 12.4 | 3.3 | 3.3 | 1.0 | 8.0 | 12.0 | Q2 |
| TPS2043BDR | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| TPS2044BDR | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| TPS2051BDBVR | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TPS2051BDBVR | SOT-23 | DBV | 5 | 3000 | 179.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TPS2051BDBVT | SOT-23 | DBV | 5 | 250 | 179.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |

PACKAGE MATERIALS INFORMATION

www.ti.com 19-Oct-2011

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|-----------------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS2051BDBVT | SOT-23 | DBV | 5 | 250 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TPS2051BDGNR | MSOP- Power PAD | DGN | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.3 | 1.3 | 8.0 | 12.0 | Q1 |
| TPS2051BDGNR | MSOP- Power PAD | DGN | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| TPS2051BDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| TPS2052BDGNR | MSOP- Power PAD | DGN | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.3 | 1.3 | 8.0 | 12.0 | Q1 |
| TPS2052BDGNR | MSOP- Power PAD | DGN | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| TPS2052BDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| TPS2052BDRBR | SON | DRB | 8 | 3000 | 330.0 | 12.4 | 3.3 | 3.3 | 1.0 | 8.0 | 12.0 | Q2 |
| TPS2052BDRBT | SON | DRB | 8 | 250 | 180.0 | 12.4 | 3.3 | 3.3 | 1.0 | 8.0 | 12.0 | Q2 |
| TPS2053BDR | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| TPS2054BDR | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |



^{*}All dimensions are nominal



PACKAGE MATERIALS INFORMATION

www.ti.com 19-Oct-2011

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------|---------------|-----------------|------|------|-------------|------------|-------------|
| TPS2041BDBVR | SOT-23 | DBV | 5 | 3000 | 203.0 | 203.0 | 35.0 |
| TPS2041BDBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| TPS2041BDBVT | SOT-23 | DBV | 5 | 250 | 203.0 | 203.0 | 35.0 |
| TPS2041BDBVT | SOT-23 | DBV | 5 | 250 | 180.0 | 180.0 | 18.0 |
| TPS2041BDGNR | MSOP-PowerPAD | DGN | 8 | 2500 | 346.0 | 346.0 | 35.0 |
| TPS2041BDR | SOIC | D | 8 | 2500 | 340.5 | 338.1 | 20.6 |
| TPS2042BDGNR | MSOP-PowerPAD | DGN | 8 | 2500 | 346.0 | 346.0 | 35.0 |
| TPS2042BDR | SOIC | D | 8 | 2500 | 340.5 | 338.1 | 20.6 |
| TPS2042BDRBR | SON | DRB | 8 | 3000 | 346.0 | 346.0 | 35.0 |
| TPS2042BDRBT | SON | DRB | 8 | 250 | 203.0 | 203.0 | 35.0 |
| TPS2043BDR | SOIC | D | 16 | 2500 | 333.2 | 345.9 | 28.6 |
| TPS2044BDR | SOIC | D | 16 | 2500 | 333.2 | 345.9 | 28.6 |
| TPS2051BDBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| TPS2051BDBVR | SOT-23 | DBV | 5 | 3000 | 203.0 | 203.0 | 35.0 |
| TPS2051BDBVT | SOT-23 | DBV | 5 | 250 | 203.0 | 203.0 | 35.0 |
| TPS2051BDBVT | SOT-23 | DBV | 5 | 250 | 180.0 | 180.0 | 18.0 |
| TPS2051BDGNR | MSOP-PowerPAD | DGN | 8 | 2500 | 346.0 | 346.0 | 35.0 |
| TPS2051BDGNR | MSOP-PowerPAD | DGN | 8 | 2500 | 364.0 | 364.0 | 27.0 |
| TPS2051BDR | SOIC | D | 8 | 2500 | 340.5 | 338.1 | 20.6 |
| TPS2052BDGNR | MSOP-PowerPAD | DGN | 8 | 2500 | 346.0 | 346.0 | 35.0 |
| TPS2052BDGNR | MSOP-PowerPAD | DGN | 8 | 2500 | 364.0 | 364.0 | 27.0 |
| TPS2052BDR | SOIC | D | 8 | 2500 | 340.5 | 338.1 | 20.6 |
| TPS2052BDRBR | SON | DRB | 8 | 3000 | 346.0 | 346.0 | 35.0 |
| TPS2052BDRBT | SON | DRB | 8 | 250 | 203.0 | 203.0 | 35.0 |
| TPS2053BDR | SOIC | D | 16 | 2500 | 333.2 | 345.9 | 28.6 |
| TPS2054BDR | SOIC | D | 16 | 2500 | 333.2 | 345.9 | 28.6 |

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-187 variation AA-T

PowerPAD is a trademark of Texas Instruments.



DGN (S-PDSO-G8)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD $^{\text{M}}$ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206323-2/1 12/11

NOTE: All linear dimensions are in millimeters



DGN (R-PDSO-G8)

PowerPADTM PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments



DGN (S-PDSO-G8)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD $^{\text{M}}$ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206323-4/1 12/11

NOTE: All linear dimensions are in millimeters



DRB (S-PVSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



DRB (S-PVSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206340-3/M 06/12

NOTE: All linear dimensions are in millimeters



DRB (S-PVSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for solder mask tolerances.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Applications

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Wireless Connectivity

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications dataconverter.ti.com Computers and Peripherals www.ti.com/computers **Data Converters DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt www.ti.com/space-avionics-defense power.ti.com Space, Avionics and Defense Microcontrollers Video and Imaging microcontroller.ti.com www.ti.com/video www.ti-rfid.com **OMAP Mobile Processors** www.ti.com/omap

TI E2E Community Home Page

www.ti.com/wirelessconnectivity

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated

e2e.ti.com