

## 3.0-V TO 20-V PMBus SYNCHRONOUS BUCK CONTROLLER

 Check for Samples: [TPS40400](#)

### FEATURES


- Input Operating Voltage Range: 3 V to 20 V
- PMBus Enabled Analog Controller
- Reference 600 mV  $\pm$  1%
- Remote Voltage Sense Amplifier
- Internal 6-V Regulator and 6-V Gate Drive
- Programmable Overcurrent Protection
- Inductor Resistance or Series Resistance Used for Current Sensing
- Programmable Switching Frequency: 200 kHz to 2 MHz
- Powergood Indicator
- Thermal Shutdown
- Programmable Soft-Start
- Internal Bootstrap Diode
- Pre-bias Output Safe
- 24-Pin QFN Package

### APPLICATIONS

- Smart Power Systems
- Power Supply Modules
- Communications Equipment
- Computing Equipment

### DESCRIPTION

The TPS40400 is a cost-optimized flexible synchronous buck controller that operates from a nominal 3 V to 20 V supply. This controller is an analog PWM controller that allows programming and monitoring via the PMBus interface. Flexible features found on this device include programmable soft-start time, programmable short circuit limit and programmable undervoltage lockout (UVLO).



UDG-09073



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

# TPS40400

SLUS930A – APRIL 2011 – REVISED JULY 2011

[www.ti.com](http://www.ti.com)

## DESCRIPTION (CONTINUED)

An adaptive anti-cross conduction scheme is used to prevent shoot through current in the power FETs. Gate drive voltage is 6 V to better enhance the power FETs for reduced losses. Short circuit detection is done by sensing the voltage drop across the inductor or across a resistor placed in series with the inductor. A PMBus programmable threshold is compared to this voltage and is used to detect overcurrent. When the overcurrent threshold is reached, a pulse by pulse current limit scheme is used to limit current to acceptable levels. If the overcurrent condition persists for more than 7 clock cycles of the converter, a fault condition is declared and the converter shuts down and goes into either a hiccup restart mode or latches off. The behavior is selectable though the PMBus interface. Other PMBus interface features include programmable operating frequency, soft-start time, overvoltage and undervoltage thresholds and the response to those events, output voltage change including margining as well as status monitoring.

### ORDERING INFORMATION<sup>(1)(2)</sup>

PACKAGE	PINS	TAPE AND REEL QTY.	ORDERABLE NUMBER
Plastic QFN (RHL)	24	250	TPS40400RHLT
		3000	TPS40400RHLR

- (1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).  
 (2) Package drawings, thermal data, and symbolization are available at [www.ti.com/packaging](http://www.ti.com/packaging).

## ABSOLUTE MAXIMUM RATINGS

		VALUE		UNIT	
		MIN	MAX		
Input voltage range	VDD	-0.3	22	V	
	SW	-5	27		
	BOOT	-0.3	30		
	BOOT-SW, HDRV-SW (Differential from BOOT or HDRV to SW)	-0.3	7		
	VSNS+, TRACK, SYNC, FB	-0.3	7		
	DATA, CLK, CNTL	-0.3	3.6		
	ISNS+, ISNS-	-0.3	15		
	VSNS-	-0.3	0.3		
Output voltage range	HDRV	-0.3	30	V	
	BP3	-0.3	3.8		
	BP6, COMP, PGOOD, DIFFO, LDRV	-0.3	7		
	SMBALRT, ADDR0	-0.3	3.6		
T <sub>J</sub>	Operating junction temperature range		-40	150	°C
T <sub>STG</sub>	Storage temperature range		-55	150	°C

## PACKAGE DISSIPATION RATINGS<sup>(1)</sup>

PACKAGE	THERMAL IMPEDANCE JUNCTION-TO-AMBIENT (°C/W)	AIRFLOW	T <sub>A</sub> = 25°C POWER RATING (W)	T <sub>A</sub> = 85°C POWER RATING (W)
24-Pin Plastic QFN (RHL)	31.1	Natural Convection	3.21	1.29
	25.2	200 LFM	3.96	1.58
	23	400 LFM	4.36	1.74

- (1) Ratings based on JEDEC High Thermal Conductivity (High K) Board. For more information on the test method, see TI Technical Brief [SZZA017](#).

## RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNIT
VDD	Input operating voltage	3.0		20	V
T <sub>J</sub>	Operating junction temperature	-40		125	°C

## ELECTROSTATIC DISCHARGE PROTECTION

	MIN	TYP	MAX	UNIT
Human Body Model (HBM)		2500		V
Charged Device Model (CDM)		1500		V

## ELECTRICAL CHARACTERISTICS

Unless otherwise stated, these specifications apply for  $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$ ,  $V_{DD} = 12\text{ Vdc}$ ,  $\text{FREQUENCY\_SWITCH} = 600\text{ kHz}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>INPUT SUPPLY</b>						
$V_{VDD}$	Input voltage range		3		20	V
$I_{VDD}$	Input operating current	Switching, no driver load		6	15	mA
<b>VOLTAGE REFERENCE</b>						
$V_{FB}$	Feedback pin voltage default settings	$-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$	594	600	606	mV
$V_{FB(\text{max})}$	Feedback pin voltage maximum adjustment			750		mV
$V_{FB(\text{min})}$	Feedback pin voltage minimum adjustment			450		mV
$V_{FB(\text{inc})}$	Feedback pin voltage adjustment resolution			2.34		mV
$V_{FB(\text{NL})}$	Maximum nonlinearity error over adjustment range				10	mV
<b>BP6 REGULATOR</b>						
$V_{BP6}$	6-V regulator output voltage		6.2	6.5	6.8	V
$V_{DO6}$	Regulator dropout voltage, $(V_{VDD} - V_{BP6})$	$V_{VDD} = 6\text{ V}$ , $I_{BP6} = 50\text{ mA}$			300	mV
$I_{BP6}$	Regulator current limit		100			mA
<b>BP3 REGULATOR</b>						
$V_{BP3}$	3.3-V regulator output voltage		3.1	3.3	3.5	V
$V_{DO3}$	Regulator dropout voltage, $(V_{VDD} - V_{BP3})$	$V_{VDD} = 3\text{ V}$ , $I_{BP3} = 5\text{ mA}$		100	200	mV
<b>OSCILLATOR</b>						
$f_{SW}$	Switching frequency	Factory default setting	480	600	720	kHz
	Nominal frequency range		200		2000	
	Accuracy	$3\text{ V} \leq V_{VDD} \leq 20\text{ V}$ , $200\text{ kHz} \leq f_{SW} \leq 2\text{ MHz}$	-20%		20%	
$V_{IH}$	SYNC high-level input voltage		2.0			V
$V_{IL}$	SYNC low-level input voltage				0.4	
$I_{SYNC}$	SYNC pin leakage current	$V_{SYNC} = 6\text{ V}$ $V_{SYNC} = 0\text{ V}$			100 100	nA
$t_{SRISE}$	Maximum SYNC rise time <sup>(1)</sup>		100			ns
$t_{SYNC}$	Minimum SYNC pulse width		100			ns
$V_{RMP}$	Ramp amplitude <sup>(1)</sup>	$\text{FREQUENCY\_SWITCH} = 200\text{ kHz}$ $\text{FREQUENCY\_SWITCH} = 600\text{ kHz}$ $\text{FREQUENCY\_SWITCH} = 2000\text{ kHz}$	$V_{VDD}/6.6$ $V_{VDD}/7.0$ $V_{VDD}/10$	$V_{VDD}/6.5$ $V_{VDD}/6.8$ $V_{VDD}/9.6$	$V_{VDD}/6.3$ $V_{VDD}/6.6$ $V_{VDD}/9.2$	V
$V_{VLY}$	Valley voltage <sup>(1)</sup>			0.9		
$f_{SYNC}$	SYNC range % of nominal oscillator frequency	$200\text{ kHz} \leq f_{SW} \leq 2\text{ MHz}$	85%		150%	
<b>PULSE WIDTH MODULATOR (PWM)</b>						
$D_{MAX}$	Maximum duty cycle <sup>(1) (2)</sup>	$\text{FREQUENCY\_SWITCH} = 600\text{ kHz}$ $\text{FREQUENCY\_SWITCH} = 1.2\text{ MHz}$ $\text{FREQUENCY\_SWITCH} = 2\text{ MHz}$	90% 85% 75%			
$t_{OFF(\text{min})}$	Minimum OFF time			170	225	ns
$t_{ON(\text{min})}$	Minimum controllable pulse <sup>(1)</sup>	$T_J = 25^{\circ}\text{C}$ , $f_{SW} = 600\text{ kHz}$			75	ns

(1) Ensured by design. Not production tested.

(2) Operation at 3 V reduces maximum duty cycle by approximately 5%.

**ELECTRICAL CHARACTERISTICS (continued)**

 Unless otherwise stated, these specifications apply for  $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$ ,  $V_{DD} = 12\text{ Vdc}$ ,  $\text{FREQUENCY\_SWITCH} = 600\text{ kHz}$ 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SOFT-START</b>						
$t_{SS}$	Soft-start time <sup>(3)</sup>	Factory default setting	2.7	3.1	3.5	ms
	Accuracy	$600\ \mu\text{s} \leq t_{SS} \leq 9\text{ ms}$	-15%		15%	
<b>ERROR AMPLIFIER</b>						
GBWP	Gain bandwidth product <sup>(4)</sup>		15	20		MHz
$A_{OL}$	DC gain <sup>(4)</sup>		60			dB
$I_{IBFB}$	Input bias current: FB (out of pin)		0		100	nA
$I_{IBT}$	Input bias current: TRACK (out of pin)		0		250	nA
$I_{EAOP}$	Output source current	$V_{FB} = 0\text{ V}$ , $V_{COMP} \geq 2\text{ V}$	1			mA
$I_{EAOM}$	Output sink current	$V_{FB} = 2\text{ V}$ , $V_{COMP} \leq 0.3\text{ V}$	1			
$V_{COMPH}$	Error amplifier high output voltage	$V_{FB} = 0\text{ V}$	3.8			V
$V_{COMPL}$	Error amplifier low output voltage	$V_{FB} = 2\text{ V}$			50	mV
$V_{TRACK(ofst)}$	TRACK pin offset voltage		-5		+5	mV
<b>CURRENT SENSE AMPLIFIER</b>						
$I_{ISNS+}$	ISNS+ bias current				200	nA
$I_{ISNS-}$	ISNS- bias current				100	$\mu\text{A}$
$V_{ICM}$	Input common mode range		0.45		15	V
$A_{OCM}$	Common mode gain				-80	dB
$V_{LIN}$	Input linear range, $V_{ISNS+} - V_{ISNS-}$ <sup>(5)</sup>		-45		110	mV
<b>CURRENT LIMIT PROTECTION</b>						
$t_{OFF}$	Off time between restart attempts			$6 \times t_{SS}$		ms
$V_{ILIMTH}$	$V_{CS+} - V_{CS-}$ voltage that trips OC fault function	Factory default settings <sup>(5)</sup> , $T_J = 25^{\circ}\text{C}$	27	30	33	mV
	Threshold accuracy	$3\text{ V} \leq V_{VDD} \leq 20\text{ V}$ , $30\text{ mV} \leq V_{ILIMTH} \leq 110\text{ mV}$ , $T_J = 25^{\circ}\text{C}$	-10%		10%	
		$3\text{ V} \leq V_{VDD} \leq 20\text{ V}$ , $V_{ILIMTH} \leq 30\text{ mV}$ , $T_J = 25^{\circ}\text{C}$	-3		3	mV
	Comparator offset	$V_{ILIMTH} = 30\text{ mV}$ , $T_J = 25^{\circ}\text{C}$	-3		3	mV
	Temperature coefficient <sup>(4)</sup>			4000		ppm/ $^{\circ}\text{C}$
$t_{DLYOC}$	Overcurrent delay	3-mV overdrive, $T_J = 25^{\circ}\text{C}$		155		ns
$V_{ILIMW}$	$V_{CS+} - V_{CS-}$ voltage that sets warning status	Factory default settings, $T_J = 25^{\circ}\text{C}$	12	15	18	mV
	Threshold accuracy	$3\text{ V} \leq V_{VDD} \leq 20\text{ V}$ , $1.9\text{ mV} \leq V_{ILIMW} \leq 120\text{ mV}$ , $T_J = 25^{\circ}\text{C}$	-10%		10%	
		$3\text{ V} \leq V_{VDD} \leq 20\text{ V}$ , $V_{ILIMW} < 30\text{ mV}$ , $T_J = 25^{\circ}\text{C}$	-3		3	mV
	Comparator offset	$V_{ILIMW} = 20\text{ mV}$ , $T_J = 25^{\circ}\text{C}$	-3		3	mV
	Temperature coefficient <sup>(4)</sup>			4000		ppm/ $^{\circ}\text{C}$
$t_{DLYOCW}$	Overcurrent warning delay <sup>(4)</sup>	3-mV overdrive		250		ns

(3) See applications section for more information regarding soft-start time setting.

(4) Ensured by design. Not production tested.

(5) The entire current ripple waveform must reside inside the linear range for current reading results to be accurate. DC current level must be zero or greater for accurate results. Current sense does not support applications that sink current. Transient voltages (such as ripple) are permitted to go below 0 V, but must be within the specified linear range.

**ELECTRICAL CHARACTERISTICS (continued)**

 Unless otherwise stated, these specifications apply for  $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$ ,  $V_{DD} = 12\text{ Vdc}$ ,  $\text{FREQUENCY\_SWITCH} = 600\text{ kHz}$ 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>OUTPUT DRIVERS</b>						
$R_{HDHI}$	High-side driver pull up resistance	$(V_{BOOT} - V_{SW}) = 6.4\text{ V}$ , $I_{HDRV} = -100$ , $T_J = 25^{\circ}\text{C}$		1.25	2.5	$\Omega$
$R_{HDLO}$	High-side driver pull down resistance	$(V_{BOOT} - V_{SW}) = 6.4\text{ V}$ , $I_{HDRV} = 100\text{ mA}$ , $T_J = 25^{\circ}\text{C}$		1.3	2.6	
$R_{LDHI}$	Low-side driver pull up resistance	$T_J = 25^{\circ}\text{C}$		1.25	2.5	
$R_{LDLO}$	Low-side driver pull down resistance	$T_J = 25^{\circ}\text{C}$		0.8	1.5	
$t_{HRISE}$	High-side driver rise time <sup>(6)</sup>	$C_{LOAD} = 2.2\text{ nF}$		6	12.1	ns
$t_{HFALL}$	High-side driver fall time <sup>(6)</sup>		6.3	12.6		
$t_{LRISE}$	Low-side driver rise time <sup>(6)</sup>		6	12.1		
$t_{LFALL}$	Low-side driver fall time <sup>(6)</sup>		4	8		
$t_{DT}$	Anti-cross conduction time	MFR_SPECIFIC_00 bit 0 = 0, (short dead time.)	20		50	ns
$I_{SW}$	SW pin leakage current (out of pin)	$V_{SW} = 0\text{ V}$			1	$\mu\text{A}$
<b>BOOTSTRAP</b>						
$V_{BOOT}$	Internal diode voltage drop	$I_{BOOT} = 5\text{ mA}$		0.7	1	V
$I_{BOOT(IK)}$	BOOT diode leakage current <sup>(6)</sup>	$(V_{BOOT} - V_{SW}) = 6\text{ V}$		1		$\mu\text{A}$
<b>UVLO</b>						
$V_{UVLO(on)}$	VDD UVLO turn on threshold <sup>(7)</sup>	Factory default settings (minimum)	2.475	2.750	3.025	V
	Accuracy <sup>(7)</sup>	$2.25\text{ V} \leq V_{VDD} \leq 20\text{ V}$ , $2.75\text{ V} \leq \text{VIN\_ON} \leq 18\text{ V}$	-10%		10%	
$V_{UVLO(off)}$	VDD UVLO turn off threshold <sup>(7)</sup>	Factory default settings (minimum)	2.25	2.5	2.75	V
	Accuracy <sup>(7)</sup>	$2.25\text{ V} < V_{VDD} < 20\text{ V}$ , $2.75\text{ V} < \text{VIN\_OFF} < 17.6\text{ V}$	-10%		10%	
<b>REMOTE VOLTAGE SENSE AMPLIFIER</b>						
$V_{IOFST}$	Input offset voltage		-10		10	mV
$R_{GAIN}$	Gain setting resistor <sup>(6)</sup>		48	60	72	k $\Omega$
$V_{DIFFO}$	Output voltage at DIFFO pin	$V_{VDD} > 6.5\text{ V}$	0		6	V
		$V_{VDD} = 5\text{ V}$	0		4.5	
		$V_{VDD} = 3\text{ V}$	0		2.5	
$K_{DIFF}$	Differential gain of amplifier		0.995	1.000	1.005	V/V
$V_{AGBWP}$	Closed loop bandwidth <sup>(6)</sup>		2			MHz
$I_{VAOP}$	Output source current	$V_{SNS+} = V_{DIFFO} = 5\text{ V}$ , $V_{SNS-} = 0\text{ V}$	1			mA
$I_{VAOM}$	Output sink current	$V_{SNS+} = 0\text{ V}$ , $V_{SNS-} = 4.5\text{ V}$ , $V_{DIFFO} = 5\text{ V}$	1			mA
<b>POWERGOOD</b>						
$V_{PGON}$	FB pin voltage upper limit for power good on	Factory default settings		648		mV
	FB pin voltage lower limit for power good on		552			
	Accuracy		$540\text{ mV} < V_{PGON} < 660\text{ mV}$	-5%	5%	
$V_{PGOFF}$	FB pin voltage upper limit for power good off	Factory default settings		660		mV
	FB pin voltage lower limit for power good off		540			
	Accuracy		$528\text{ mV} < V_{PGOFF} < 672\text{ mV}$	-5%	5%	
$R_{PGD}$	Pull down resistance of PGD pin	$V_{FB} = 0$ , $I_{PGOOD} = 5\text{ mA}$			50	$\Omega$
$I_{PGDLK}$	Leakage current	Factory default settings, $550\text{ mV} < V_{FB} < 650\text{ mV}$ , $V_{PGOOD} = 5\text{ V}$	3		15	$\mu\text{A}$
$t_{PGD}$	Delay filter from FB <sup>(6)</sup>			5		$\mu\text{s}$

(6) Ensured by design. Not production tested.

(7) Although specifications appear to overlap, hysteresis is assured for UVLO turn on and turn off thresholds.

# TPS40400

SLUS930A – APRIL 2011 – REVISED JULY 2011

www.ti.com

## ELECTRICAL CHARACTERISTICS (continued)

Unless otherwise stated, these specifications apply for  $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$ ,  $V_{DD} = 12\text{ Vdc}$ ,  $\text{FREQUENCY\_SWITCH} = 600\text{ kHz}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>OUTPUT VOLTAGE MARGINING</b>						
MRG <sub>SLP</sub>	VFB slope during margin voltage transition <sup>(8)</sup>	Factory default settings	250	214	188	V/s
	Accuracy	$3\text{ V} < V_{DD} < 20\text{ V}$ , $600\ \mu\text{s} < t_{SS} < 9\text{ ms}$	-15%		15%	
V <sub>FBMH</sub>	FB pin voltage after margin high command	Factory default settings	650	660	670	mV
V <sub>FBML</sub>	FB pin voltage after margin low command	Factory default settings	532	540	548	mV
V <sub>FBM(max)</sub>	Maximum FB pin voltage with Margin	$-40^{\circ}\text{C} < T_J < 125^{\circ}\text{C}$	742	750	758	mV
V <sub>FBM(min)</sub>	Minimum FB pin voltage with Margin	$-40^{\circ}\text{C} < T_J < 125^{\circ}\text{C}$	445	450	455	mV
V <sub>FB(inc)</sub>	Resolution of FB steps with margin			2.34		mV
<b>OVERVOLTAGE AND UNDERVOLTAGE DETECTION</b>						
V <sub>OV</sub>	FB pin overvoltage threshold (OV flag)	Factory default settings	638	672	705	mV
	Accuracy	$3\text{ V} < V_{DD} < 20\text{ V}$ , $648\text{ mV} < V_{OV} < 690\text{ mV}$	-5%		5%	
V <sub>UV</sub>	FB pin undervoltage threshold (UV flag)	Factory default settings	502	528	554	mV
	Accuracy	$3\text{ V} < V_{DD} < 20\text{ V}$ , $510\text{ mV} < V_{OV} < 552\text{ mV}$	-5%		5%	
<b>PMBus INTERFACE</b>						
V <sub>IH</sub>	High-level input voltage, CLK, DATA, CNTL		2.1			V
V <sub>IL</sub>	Low-level input voltage, CLK, DATA, CNTL				0.8	V
I <sub>IH</sub>	High-level input current, CLK, DATA, CNTL		-10		10	$\mu\text{A}$
	CNTL		-12		10	
I <sub>IL</sub>	Low-level input current, CLK, DATA, CNTL		-10		10	$\mu\text{A}$
	CNTL		-12		10	
V <sub>OL</sub>	Low-level output voltage, DATA, $\overline{\text{SMBALRT}}$	$3.0\text{ V} \leq V_{DD} \leq 20\text{ V}$ , $I_{OUT} = 2\text{ mA}$			0.4	V
I <sub>OH</sub>	High-level open drain leakage current, DATA, $\overline{\text{SMBALRT}}$	$V_{OUT} = 3.6\text{ V}$	0		10	$\mu\text{A}$
C <sub>O</sub> <sup>(8)</sup>	Pin capacitance, CLK, DATA			0.7		pF
f <sub>PMB</sub>	PMBus operating frequency range	Slave mode	10		400	kHz
t <sub>BUF</sub>	Bus free time between START and STOP <sup>(8)</sup>		4.7			$\mu\text{s}$
t <sub>HD:STA</sub>	Hold time after repeated START <sup>(8)</sup>		4.0			$\mu\text{s}$
t <sub>SU:STA</sub>	Repeated START setup time <sup>(8)</sup>		4.7			$\mu\text{s}$
t <sub>SU:STO</sub>	STOP setup time <sup>(8)</sup>		4.0			$\mu\text{s}$
t <sub>HD:DAT</sub>	Data hold time <sup>(8)</sup>	Receive mode	0			ns
		Transmit mode	300			
t <sub>SU:DAT</sub>	Data setup time <sup>(8)</sup>		250			ns
t <sub>TIMEOUT</sub>	Error signal/detect <sup>(8)</sup>		25		35	$\mu\text{s}$
t <sub>LOW:MEXT</sub>	Cumulative clock low master extend time <sup>(8)</sup>				50	$\mu\text{s}$
t <sub>LOW:SEXT</sub>	Cumulative clock low slave extend time <sup>(8)</sup>				25	$\mu\text{s}$
t <sub>LOW</sub>	Clock low time <sup>(8)</sup>		4.7			$\mu\text{s}$
t <sub>HIGH</sub>	Clock high time <sup>(8)</sup>		4.0			$\mu\text{s}$
t <sub>FALL</sub>	CLK/DATA fall time <sup>(8)</sup>				300	ns
t <sub>RISE</sub>	CLK/DATA rise time <sup>(8)</sup>				1000	ns
<b>PMBus ADDRESSING</b>						
I <sub>ADD</sub>	ADDX pin current		8.23	9.75	11.21	$\mu\text{A}$
V <sub>ADD(L)</sub>	Address pin illegal low voltage threshold				0.055	V

(8) Ensured by design. Not production tested.

**ELECTRICAL CHARACTERISTICS (continued)**

 Unless otherwise stated, these specifications apply for  $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$ ,  $V_{DD} = 12\text{ Vdc}$ ,  $\text{FREQUENCY\_SWITCH} = 600\text{ kHz}$ 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>MEASUREMENT SYSTEM</b>						
$t_{IDLY}$	Read delay time <sup>(9)</sup>		153	192	231	$\mu\text{s}$
$I_{RES}$	Current measurement resolution (LSB) <sup>(10)</sup> <sup>(11)</sup>			122		$\mu\text{V}$
$I_{RNG}$	Current measurement range <sup>(11)</sup> <sup>(12)</sup>		-45		110	mV
$I_{ACC}$	Gain accuracy <sup>(13)</sup>		-3%		3%	
$I_{OFST}$	Offset		-3		3	mV
$V_{OUT(res)}$	VOUT measurement resolution (LSB)			15.625		mV
$V_{OUT(rng)}$	VOUT voltage measurement range		0		14	V
$V_{OUT(gain)}$	Gain accuracy <sup>(13)</sup> <sup>(14)</sup>		-2		2	LSB
$V_{OUT(gain\_adj)}$	Gain adjustment range through PMBus		-10%		10%	
$V_{OUT(ofst)}$	Offset <sup>(13)</sup> <sup>(14)</sup>		-3%		3%	
$V_{OUT(ofst\_adj)}$	Gain adjustment range through PMBus		-125		124	mV
$V_{IN(res)}$	$V_{IN}$ measurement resolution			32.5		mV
$V_{IN(rng)}$	$V_{IN}$ voltage measurement range		3.0		20	V
$V_{IN(gain)}$	Gain accuracy <sup>(13)</sup> <sup>(14)</sup>		-2%		2%	
$V_{IN(gain\_adj)}$	Gain adjustment range through PMBus		-10%		10%	
$V_{IN(ofst)}$	Offset <sup>(13)</sup> <sup>(14)</sup>		-5.5	-2	1.4	LSB
$V_{IN(ofst\_adj)}$	Offset adjustment range through PMBus		-2		1.968	V
<b>THERMAL SHUTDOWN</b>						
$T_{JSD}$	Junction OT shutdown temperature <sup>(14)</sup>		135	145	155	$^{\circ}\text{C}$
$T_{JSDH}$	Shutdown hysteresis <sup>(14)</sup>		25	30	35	$^{\circ}\text{C}$
$T_{JWRN}$	Junction OT warning threshold <sup>(14)</sup>		120	130	140	$^{\circ}\text{C}$
$T_{JWRNH}$	Junction OT warning temperature hysteresis <sup>(14)</sup>		15	20	25	$^{\circ}\text{C}$

(9) All read backs are an average of 16 consecutive measurements – not a rolling average. Time is a delay between parameter updates.


(10) Constrained by the resolution of READ\_IOUT command. This presents as the greater of 122  $\mu\text{V}$ / IOUT\_CAL\_GAIN or 62.5 mA, the resolution of the READ\_IOUT command

(11) Voltage is converted to current by dividing by IOUT\_CAL\_GAIN, the effective value of the resistance used to sense current in the application. Maximum amount that can be reported via PMBus is 64A.

(12) Current reading is only supported to 0 average. Voltage transients to  $-45\text{mV}$  are taken into account when computing this average.

(13) PMBus commands provide for calibration of each device on an individual basis for improved overall system accuracy.

(14) Ensured by design. Not production tested.

**DEVICE INFORMATION**

**PIN FUNCTIONS**


PIN		I/O	DESCRIPTION
NAME	NO.		
ADDR0	21	I	Low-order address pin for PMBus address configuration. One of eight resistor values must be connected from this pin to SGND to select the low-order octal digit in the PMBus address.
ADDR1	22	I	High-order address pin for PMBus address configuration. One of eight resistor values must be connected from this pin to SGND to select the high-order octal digit in the PMBus address.
BOOT	18	I	Gate drive voltage for the high-side N-channel MOSFET. A capacitor 100 nF typical must be connected between this pin and SW.
BP3	13	O	Bypass pin for the internal regulator that supplies power to the internal controls of the device. Normal regulation voltage is 3.3 V. Connect a 100 nF or larger capacitor from this pin to GND.
BP6	14	O	Bypass pin for the internal regulator that supplies power to the gate drivers. Normal regulation voltage is 6.5 V. Connect a 1- $\mu$ F or larger capacitor from this pin to GND.
CLK	1	I	Clock input for the PMBus interface
CNTL	2	I	Logic level input that controls the startup and shutdown of the converter, Exact functionality is determined by PMBus options.
COMP	6	O	Output of the error amplifier. Used for control loop compensation.
DATA	24	I/O	Data I/O for the PMBus interface
DIFFO	8	O	Output of the unity gain remote voltage sense amplifier. Typically connected to the voltage divider on FB
FB	7	I	Inverting input to the error amplifier. A voltage divider is connected here to sense the output voltage.
GND	15	–	Common connection for the device. This pin should connect to the thermal pad under the device package and to the power stage ground, preferably close to the source of the Low-side or rectifier FET. Connections should be arranged so that no power level current slow across the pad connected to the thermal pad on the underside of the device.
HDRV	19	O	Gate drive signal to the high-side FET
ISNS–	11	I	Inverting input to the current sense amplifier
ISNS+	12	I	Non-inverting input to the current sense amplifier
LDRV	16	O	Output used to drive the gate of the low-side or rectifier FET.
PGOOD	3	O	Power good output. This is an open drain output that pulls low when any fault condition exists within the device or when the device is not operating within a user selectable operating range of the nominal output voltage of the converter.



**PIN FUNCTIONS (continued)**

PIN		I/O	DESCRIPTION
NAME	NO.		
SGND	PAD	-	Signal ground for the controller. Connect the ground of signal level circuits to this pin. Connections should be arranged so that power level currents do not flow in the pad attached to the thermal plane or in the SGND portion of the circuit.
$\overline{\text{SMBALRT}}$	23	O	Output used to signal that PMBus host that the controller needs attention.
SW	17	I	This is the common connection for the flying high-side FET driver and also serve as a sense line for the adaptive anti-cross-conduction circuitry
SYNC	4	I	Logic level input to the oscillator inside the controller. The oscillator resets on the rising edge of a pulse train applied to this pin and begin a new switching cycle.
TRACK	5	I	Analog input to the non inverting side of the control loop error amplifier. The error amplifier has three inputs (voltage reference, TRACK and soft-start ramp) to it's "+" side, and the lowest voltage applied to these three inputs dominate and control the output voltage of the whole converter. This pin is to allow the user to configure a voltage divider that allows the controller output follow an external reference voltage during startup.
VDD	20	I	Input power connection for the device. 3.0 V to 20 V required.
VSNS+	9	I	Non-inverting input to the unity gain remote voltage sense amplifier.
VSNS-	10	I	Inverting input to the unity gain remote voltage sense amplifier.

## FUNCTIONAL BLOCK DIAGRAM



TYPICAL CHARACTERISTICS




Figure 1. FB Pin Voltage Reference Variation vs. Junction Temperature




Figure 2. CRTL Pin Hysteresis vs. Junction Temperature




Figure 3. Dead Time vs. Junction Temperature




Figure 4. Remote Voltage Amplifier Offset vs. Junction Temperature




Figure 5. Remote Voltage Amplifier Gain vs. Junction Temperature




Figure 6. TRACK Pin Offset Voltage vs. Junction Temperature

TYPICAL CHARACTERISTICS (continued)




Figure 7. TRACK Pin Input Bias Current vs. Junction Temperature




Figure 8. FB pin Input Bias Current vs. Junction Temperature




Figure 9. Error Amplifier Output Current vs. Junction Temperature




Figure 10. High-Side Driver Resistance vs. Junction Temperature




Figure 11. Low-Side Driver Resistance vs. Junction Temperature




Figure 12. Minimum On-Time vs. Junction Temperature

TYPICAL CHARACTERISTICS (continued)




Figure 13. Switching Frequency Change vs. Junction Temperature




Figure 14. Switching Frequency Change vs. Junction Temperature




Figure 15. PGOOD Pin Current Leakage vs. Junction Temperature




Figure 16. PGOOD Resistance to GND vs. Junction Temperature

## APPLICATION INFORMATION

### PMBus

#### General Description

Timing and electrical characteristics of the PMBus can be found in the PMB Power Management Protocol Specification, Part 1, revision 1.1 available at <http://pmbus.org>. The TPS40400 supports both the 100 kHz and 400 kHz bus timing requirements. The TPS40400 does not stretch pulses on the PMBus when communicating with the master device.

Communication over the TPS40400 device PMBus interface can either support the Packet Error Checking (PEC) scheme or not. If the master supplies CLK pulses for the PEC byte, it is used. If the CLK pulses are not present before a STOP, the PEC is not used.

The TPS40400 supports a subset of the commands in the PMBus 1.1 specification. Most all of the controller parameters can be programmed using the PMBus and stored as defaults for later use. All commands that require data input or output use the literal format. The exponent of the data words is fixed at a reasonable value for the command and altering the exponent is not supported. Direct format data input or output is not supported by the TPS40400. See the [SUPPORTED COMMANDS](#) section for specific details.

The TPS40400 also supports the SMBALERT response protocol. The SMBALERT response protocol is a mechanism by which a slave (the TPS40400) can alert the bus master that it wants to talk. The master processes this event and simultaneously accesses all slaves on the bus (that support the protocol) through the alert response address. Only the slave that caused the alert acknowledges this request. The host performs a modified receive byte operation to get the slave's address. At this point, the master can use the PMBus status commands to query the slave that caused the alert. For more information on the SMBus alert response protocol, see the System Management Bus (SMBus) specification.

The TPS40400 contains non-volatile memory that is used to store configuration settings and scale factors. The settings programmed into the device are not automatically saved into this non-volatile memory though. The STORE\_DEFAULT\_ALL command must be used to commit the current settings to non-volatile memory as device defaults. The settings that are capable of being stored in non-volatile memory are noted in their detailed descriptions.

#### Setting up the Controller – Hardware Connections

The TPS 40400 is an analog controller, meaning that it uses traditional analog circuitry to control the output of the converter. Many of the operating parameters are set using the PMBus interface. This section describes how to set the controller parameters in an application.

**Output voltage.** The output voltage is set in a very similar to the way to a traditional analog controller using a voltage divider from the output to the feedback (FB) pin. The output voltage must be divided down to the nominal reference voltage of 600mV. [Figure 17](#) shows the typical connections for the controller. The voltage at the load can be sensed using the unity gain differential voltage sense amplifier. This provides better load regulation for output voltages lower than 5V nominal (see electrical specifications for the maximum output voltage of the differential sense amplifier). For output voltages above this level, connect the output voltage directly to the junction of R1 and C1, leave DIFFO open do not connect the VSNS inputs to the output voltage. In this case, it is also recommended to connect VSNS+ to BP3 and VSNS- to GND. If desired the differential amplifier may also be used elsewhere in the overall system as a voltage buffer provided the electrical specifications are not exceeded




Figure 17. Setting the Output Voltage

The components in Figure 17 that determine the nominal output voltage are R1 and R2. R1 is normally chosen to make the feedback compensation values (R3, R4, C1, C2 and C3) come close to readily available standard values. R2 is then calculated in Equation 1.

$$R2 = V_{FB} \times \left( \frac{R1}{(V_{OUT} - V_{FB})} \right)$$

where

- $V_{FB}$  is the feedback voltage
- $V_{OUT}$  is the desired output voltage
- R1 and R2 are in the same units

(1)

The feedback voltage can be changed  $\pm 25\%$  from the nominal 600mV using PMBus commands. This allows the output voltage to vary by the same percentage. See the [PMBus Functionality and Additional Setup](#) section for further details. Once the output voltage is set and the values of R1 and R2 are known, the VOUT\_SCALE LOOP parameter can be calculated. This parameter is required for the PMBus interface to function properly when making output voltage adjustments.

**Voltage feed forward.** The TPS40400 has input voltage feed forward that maintains a constant power stage gain as input voltage varies and provides for very good response to input voltage transient disturbances. The simple constant power stage gain of the controller greatly simplifies feedback loop design because loop characteristics remains constant as the input voltage changes, unlike a buck converter without voltage feed forward. For modeling purposes, the gain from the COMP pin to the average voltage at the input of the L-C filter is 6V/V.

**Output current limit and warning.** The TPS40400 uses a differential current sense scheme to sense the output current. The sense element can be either the series resistance of the power stage filter inductor or a separate current sense resistor. When using the inductor series resistance as in Figure 18, a filter must be used to remove the large AC component of voltage across the inductor and leave only the component of the voltage that appears across the resistance of the inductor. The values of R5 and C4 for the ideal case can be found by Equation 2. The time constant of the R-C filter should be equal to or greater than the time constant of the inductor itself. If the time constants are equal, the voltage appearing across C4 is the current in the inductor multiplied the inductor resistance. The inductor ripple current is reflected in the voltage across C4 perfectly in this case and there is no reason to have a shorter R-C time constant. The time constant of the R-C filter can be made longer than the inductor time constant because this is a voltage mode controller and the current sensing is done for overcurrent detection and output current reporting only. Extending the R-C filter time constant beyond the inductor time constant lowers the AC ripple component of voltage present at the ISNS pins of the TPS40400 but leaves the correct DC current information intact. This also delays slightly the response to an overcurrent event, but reduces noise in the system leading to cleaner overcurrent performance and current reporting data over the PMBus

$$R5 \times C4 \geq \left( \frac{L}{R_{ESR}} \right)$$

where (from Figure 18)


- R5 and  $R_{ESR}$  are in  $\Omega$
- C4 is in F (suggest 100 nF,  $10^{-7}F$ )
- L is in H

(2)

The maximum voltage that the TPS40400 is designed to accept across the ISNS pins is 110 mV. Because most all inductors have a copper conductor and because copper has a fairly large temperature coefficient of resistance, the resistance of the inductor and the current through the inductor should make a DC voltage less than 110 mV when the inductor is at the maximum temperature for the converter. This also applies for the external resistor in Figure 19. The full load output current multiplied by the sense resistor value, must be less than 110 mV at the maximum converter operating temperature.


There is also a constraint on the negative (reverse current) voltage that can be applied to the ISNS pins of the TPS40400. The voltage differential from ISNS+ to ISNS- should not be less than -45 mV. If this condition is not met, inaccurate results from the READ\_IOUT command is the result. This is intended to be a ripple voltage limitation. The net current through the inductor must flow towards the load from the input voltage. Current sinking, while possible for the controller to accommodate, is not supported for overcurrent detection or for the READ\_IOUT command.

In all cases, C4 should be placed as close to the ISNS pins as possible to help avoid problems with noise.



UDG-09076

Figure 18. Current Sensing Using Inductor Resistance



UDG-09077

Figure 19. Current Sensing Using Sense Resistor

Once the current sensing method is chosen, the TPS40400 needs to be told what the resistance of the current sense element is. This allows the proper calculation of thresholds for the overcurrent fault and warning, as well as more accurate reporting of the actual output current. The IOUT\_CAL\_GAIN command is used to set the value of the sense element resistance of the device. IOUT\_OC\_WARN\_LIMIT and IOUT\_OC\_FAULT\_LIMIT set the levels for the overcurrent warning and fault levels respectively. (See the [PMBus Functionality and Additional Setup](#) section for more details.)

**Linear regulators.** The TPS40400 has two on board linear regulators primarily intended to provide suitable power for the internal circuitry of the device. These pins, BP3 and BP6 must be properly bypassed to function properly. BP3 needs a minimum of 100nF connected to GND and BP6 should have approximately 1 $\mu$ F connected to GND.

It is permissible to use the external regulator to power other circuits if desired, but care must be taken to ensure that the loads placed on the regulators do not adversely affect operation of the controller. The main consideration is to avoid loads with heavy transient currents that can affect the regulator outputs. Transient voltages on these outputs could result in noisy or erratic operation of the TPS40400.



Current limits must also be observed. Shorting the BP3 pin to GND damages the BP3 regulator. The BP3 regulator input comes from the BP6 regulator output. The current limit circuit on the BP6 regulator is 100 mA so the total current drawn from both regulators must be less than that. This total current includes the TPS40400 operating current  $I_{VDD}$  plus the gate drive current required to drive the power FETs. The total available current from two regulators is found in [Equation 3](#) and [Equation 4](#):

$$I_{LIN} = I_{BP6} - (I_{VDD} + I_{GATE}) \quad (3)$$

$$I_{GATE} = f_{SW} \times (Q_{gHIGH} + Q_{gLOW})$$

where

- $I_{LIN}$  is the total current that can be drawn from BP3 and BP6 in aggregate
- $I_{BP6}$  is the current limit of the BP6 regulator – 100 mA minimum
- $I_{VDD}$  is the quiescent current of the TPS40400 – 15 mA maximum
- $I_{GATE}$  is the gate drive current required by the power FETs
- $f_{SW}$  is the switching frequency
- $Q_{gHIGH}$  is the total gate charge required by the high-side FET
- $Q_{gLOW}$  is the total gate charge required by the low-side FET

**PMBus address.** The PMBus specification requires that each device connected to the PMBus have a unique address on the bus. The TPS40400 has 64 possible addresses (0 through 63 in decimal) that can be assigned by connecting resistors from the ADDR0 and ADDR1 pins to SGND. The address is set in the form of two octal (0-7) digits, one digit for each pin. ADDR1 is the high-order digit and ADDR0 is the low-order digit.

The E96 series resistors suggested for each digit value are shown in [Table 1](#).

**Table 1. E96 Series Resistors**

DIGIT	RESISTANCE (kΩ)
0	10
1	15.4
2	23.7
3	36.5
4	54.9
5	84.5
6	130
7	200

The TPS40400 also detects values that are out of range on the ADDR0 and ADDR1 pins. If either pin is detected as having an out of range resistance connected to it, the TPS40400 continues to respond to PMBus commands, but at address 127, which is outside of the possible programmed addresses. It is possible but not recommended to use the device in this condition, especially if other TPS40400 devices are present on the bus or if another device could possibly occupy the 127 address.

**PMBus connections.** The TPS40400 supports both the 100 kHz and 400 kHz bus speeds. Connection for the PMBus interface should follow the High Power DC specifications given in section 3.1.3 in the SMBus specification V2.0 for the 400-kHz bus speed or the Low Power DC specifications in section 3.1.2. The complete SMBus specification is available from the SMBus web site, [smbus.org](http://smbus.org).

### PMBus Functionality and Additional Setup

**Data format.** There are three data formats supported in PMBus form commands that require representation of a literal number as their argument (commands that set thresholds, voltages or report such). A compatible device needs to only support one of these formats. The TPS40400 supports the *Linear* data format only for these commands. In this format, the data argument consists of two parts, a mantissa and an exponent. The number represented by this argument can be expressed as shown in [Equation 5](#).

$$\text{Value} = \text{Mantissa} \times 2^{\text{exponent}} \quad (5)$$

**Output voltage adjustment.** The nominal output voltage of the converter can be adjusted using the VOUT\_TRIM command. See the VOUT\_TRIM command description for the format of this command as used in the TPS40400. The adjustment range is  $\pm 25\%$  from the nominal output voltage. The VOUT\_TRIM command is typically used to trim the final output voltage of the converter without relying on high precision resistors being used in [Figure 17](#). The resolution of the adjustment is 7 bits, with a resulting minimum step size of approximately 0.4%. Note that the output margining is accomplished using this same 7 bit structure so the total combined deviation from the nominal output for margining and VOUT\_TRIM is still limited to  $\pm 25\%$ . Exceeding this range causes errors.

In order for the PMBus output voltage adjustments to function correctly, the VOUT\_SCALE\_LOOP parameter must be set properly. VOUT\_SCALE\_LOOP is a PMBus command (see *Supported PMBus Commands*) that tells the controller what the ratio of the voltage divider that sets the nominal output voltage is. The data for this command is the ratio of the divider that is used to set the output voltage. From [Figure 17](#), VOUT\_SCALE\_LOOP parameter can be calculated using [Equation 6](#).

$$VOUT\_SCALE\_LOOP = \frac{V_{FB}}{V_{OUT(nom)}} \quad (6)$$

The resolution of the VOUT\_SCALE\_LOOP command is 0.00195, or slightly under 0.2% due to the data format of the command (the linear data mode exponent is fixed at -9 for this command). This granularity affects the accuracy of adjustments to the output voltage made using the PMBus (VOUT\_TRIM, VOUT\_MARGIN\_HIGH and VOUT\_MARGIN\_LOW) as well as setting the over and under voltage fault and warning levels. These commands use the VOUT\_SCALE\_LOOP parameter to calculate what the reference voltage needs to be for the requested output voltage or the thresholds referenced to the FB pin need to be for the requested warning and fault levels.

Once the VOUT\_SCALE\_LOOP parameter has been properly set, the commands that adjust the output voltage functions properly. There are three possible states that the TPS4040 can be in when considering what the actual output voltage is:

- No output margin
- Margin high
- Margin low

These output states are set using the OPERATION command. The FB pin reference voltage is calculated as follows in each of these states.

No margin voltage:

$$V_{FB} = ((VOUT\_TRIM \times VOUT\_SCALE\_LOOP) + 0.6) \quad (7)$$

Margin high voltage state:

$$V_{FB} = ((VOUT\_MARGIN\_HIGH + VOUT\_TRIM) \times VOUT\_SCALE\_LOOP) \quad (8)$$

Margin low state:

$$V_{FB} = ((V_{OUT\_MARGIN\_LOW} + V_{OUT\_TRIM}) \times V_{OUT\_SCALE\_LOOP})$$

where

- $V_{FB}$  is the FB pin voltage
  - $V_{OUT\_TRIM}$  is the offset voltage in volts to be applied to the output voltage
  - $V_{OUT\_SCALE\_LOOP}$  is the output voltage divider scale parameter
  - $V_{OUT\_MARGIN\_HIGH}$  is the requested margin high voltage
  - $V_{OUT\_MARGIN\_LOW}$  is the requested margin low voltage
- (9)

For these conditions, the output voltage is shown in [Equation 10](#).

$$V_{OUT} = V_{FB} \times \left( \frac{(R2 + R1)}{R2} \right)$$

where

- $V_{FB}$  is the pin voltage calculated in [Equation 7](#)
  - R2 and R1 are in consistent units from [Figure 17](#)
  - $V_{OUT}$  is the output voltage
- (10)

---

#### NOTE

The sum of the margin and trim voltages cannot be more than  $\pm 25\%$  from the nominal output voltage. The FB pin voltage can deviate no more than this from the nominal 600 mV.

---

When using the margin commands, the transition rate between any two of the three states (margin high, no margin and margin low) is determined by the soft start time (set by  $TON\_RISE$  and the output voltage information available to the controller using the  $V_{OUT\_SCALE\_LOOP}$  command). The result is that the transition rate between margin states is the same volts per second as the soft start ramp – assuming that the user has input the correct value for  $V_{OUT\_SCALE\_LOOP}$ .

**Overcurrent thresholds.** PMBus provides for adjustable overcurrent in the TPS40400. To function properly, the TPS40400 must be given the current sensing element resistance value. This is accomplished by issuing the  $I_{OUT\_CAL\_GAIN}$  command with the argument set to the resistance of the sense element (see the  $I_{OUT\_CAL\_GAIN}$  command description). The resolution of this command is  $30.5 \mu\Omega$  and the range is 0 to 15.6 m $\Omega$ .

Another command,  $I_{OUT\_CAL\_OFFSET}$  (see the command description) can be used to trim out offset errors in the  $READ\_I_{OUT}$  command results, overcurrent warning and fault level thresholds. The resolution of this command is 62.5 mA. Offsets cannot be trimmed closer than half of this amount. The range for this command is -4 A to 3.937 A. Calibrating offsets to a level greater than this is not possible.

Once these two parameters have been set the  $I_{OUT\_OC\_WARN\_LIMIT}$  and  $I_{OUT\_OC\_FAULT\_LIMIT}$  limit commands can be used to set the overcurrent warning and fault thresholds for the converter. There are two resolution limiting factors in setting the overcurrent thresholds. The first is the resolution available in the  $I_{OUT\_OC\_WARN\_LIMIT}$  and  $I_{OUT\_OC\_FAULT\_LIMIT}$  commands. The resolution available here is 500 mA. This is the absolute minimum adjustment that can be made to these thresholds. The other potential limit is the resolution of the overcurrent DAC and can result in lower resolution. The overcurrent detection is done using a DAC to set the threshold and a comparator to sense when the actual current level is above that threshold. The resolution of the DAC is 1.875 mV. The resistance of the current sense element and this resolution determine the minimum adjustment that can be made to the overcurrent warning and fault thresholds. That minimum adjustment is given in [Equation 11](#).

$$I_{\Delta OC} = \frac{1.875 \text{ mV}}{R_{ISNS}}$$

where

- $I_{\Delta OC}$  is the minimum change that can be made in the overcurrent warning or fault threshold

- $R_{ISNS}$  is the resistance of the current sensing element, either the inductor DC resistance or the resistance of the current sense resistor used (11)

Combining these two resolution limits shows that for current sense elements with a resistance below 3.75 m $\Omega$ , the overcurrent resolution is given by [Equation 11](#). For current sense element resistances above 3.75 m $\Omega$ , the overcurrent warning and fault resolution is 500 mA.

The TPS40400 has built in temperature correction for the temperature coefficient of resistance for copper wound inductors used as current sense elements. As the temperature of a copper wound inductor increases, its resistance increases, resulting in a higher DC component of voltage across it for a given current. This leads to a decrease in the current that would actually trip the overcurrent thresholds. The voltages that the TPS40400 uses to represent the overcurrent thresholds is automatically adjusted higher as the die temperature of the TPS40400 increases. The temperature coefficient for the increase of the thresholds is chosen close to the temperature coefficient of copper at 4000 ppm/ $^{\circ}\text{C}$ . The change in overcurrent threshold voltage from one temperature to another is given in [Equation 12](#).

$$V_{OC2} - V_{OC1} = (T2 - T1) \times (1 + TC_{CU}) \times V_{OC1}$$

where

- $V_{OC1}$  and  $V_{OC2}$  are the overcurrent threshold voltages
- $T1$  and  $T2$  are the corresponding temperatures in  $^{\circ}\text{C}$
- $TC_{CU}$  is the temperature coefficient, 0.004 (12)

The change in overcurrent threshold voltages given in [Equation 12](#) maintains the actual overcurrent trip points near constant only if the die temperature of the TPS40400 and the copper temperature of the inductor are closely coupled. If the inductor copper temperature rises higher than the TPS40400 die temperature, the overcurrent thresholds appears to decrease and vice versa.

Temperature compensation applied to the overcurrent thresholds must be considered. The threshold voltage must not be or become greater (with the internal temperature compensation) than 110 mV referred to the voltage at the ISNS pins. For instance, if a 10 m $\Omega$  resistance inductor was used as the current sense element, a current of 10 A would cause a 100mV DC level at the current sense pins. At first this looks just fine and within the bounds of the 110 mV limit of the controller. However, the temperature compensation of the threshold inside the device raises the effective threshold as the TPS40100 die temperature increases. For 100 $^{\circ}\text{C}$  increase in die temperature, for example, the effective threshold crossed at the ISNS pins to trip an overcurrent is approximately 140 mV at the ISNS pins. The TPS40400 cannot respond this high and the result is a failure of the overcurrent mechanism to respond at higher die temperatures. For a given maximum temperature defined by the characteristics of the particular application, the maximum overcurrent setting that should be made for the TPS40400 is calculated in [Equation 13](#).

$$I_{MAX} = \frac{V_{ISNS(max)}}{R_{ISNS} \times ((T_{MAX} - 25) \times (TC_{CU} + 1))}$$

where

- $I_{MAX}$  is the maximum overcurrent threshold setting permissible (using the IOUT\_OC\_FAULT\_LIMIT command) in A
- $V_{ISNS(max)}$  is the maximum allowable voltage differential at the ISNS pins, 120 mV  $R_{ISNS}$  is the resistance of the current sensing element – either inductor or current sense resistor
- $T_{MAX}$  is the maximum junction temperature expected for the TPS40400 in  $^{\circ}\text{C}$
- $TC_{CU}$  is the temperature coefficient of resistance for copper, 0.004 (13)

[Equation 13](#) is illustrated in [Figure 20](#). This figure shows the variation of the internal overcurrent threshold as the die temperature increases. In this example, the designated maximum die temperature is 125 $^{\circ}\text{C}$ . For the overcurrent threshold to be valid at this temperature (110 mV or below), the maximum overcurrent threshold that should be set using the IOUT\_OC\_FAULT or IOUT\_OC\_WARN commands should correspond to no more than 75.7 mV. The current level that achieves this is what is calculated in [Equation 13](#). If the maximum expected die temperature is less than 125 $^{\circ}\text{C}$ , then the maximum 25 $^{\circ}\text{C}$  overcurrent threshold increases accordingly.




Figure 20. Internal Overcurrent Threshold Variation

**Reading the output current.** The average output current for the converter is readable using the READ\_IOUT command. The results of this command support only positive or current sourced from the converter. If the converter is sinking current the result of this command is a reading of 0 A. Another consideration is the amount of ripple voltage applied to the ISNS pins when the DC voltage level is low – i.e., low or no output current. Because the TPS40400 averages out the ripple voltage when reporting the output current using the READ\_IOUT command. Excessive negative ripple voltage ( $V_{ISNS+} - V_{ISNS-} < 0$ ) at the ISNS pins causes an error in the reported output current. To ensure accurate readings the differential voltage at these pins should not be allowed to exceed  $-45$  mV.

**Soft-start time.** The TPS40400 supports several soft-start times from  $600 \mu\text{s}$  to  $9 \text{ms}$  selected by the TON\_RISE PMBus command. See the command description for full details on the levels and implementation. When selecting the soft-start time, care must be taken to ensure that the charging current for the output capacitors is considered. In some applications (e.g., those with large amounts of output capacitance) this current can lead to problems with nuisance tripping of the overcurrent protection circuitry. To ensure that this does not happen, the output capacitor charging current should be included when considering where to set the overcurrent threshold. The output capacitor charging current can be found using Equation 14:

$$I_{CAP} = \frac{V_{OUT} \times C_{OUT}}{t_{SS}}$$

where

- $I_{CAP}$  is the startup charging current of the output capacitance in A
  - $V_{OUT}$  is the output voltage of the converter in V
  - $C_{OUT}$  is the total output capacitance in F
  - $t_{SS}$  is the selected soft-start time in seconds
- (14)

With the charging current calculated, the overcurrent threshold can then be calibrated to the sum of the maximum load current and the output capacitor charging current plus some margin. The amount of margin required depends on the individual application, but 25% is a suggested starting point. More or less may be required.

**Power good.** The TPS40400 has user selectable power good thresholds. These thresholds determine at what voltage the PGOOD pin is allowed to go high and the associated PMBus flags are cleared. There are three possible settings that can be had. See the POWER\_GOOD\_ON and POWER\_GOOD\_OFF command descriptions for complete details. Note that these commands establish symmetrical values above and below the nominal voltage. Values entered for each threshold should be the voltages corresponding to the threshold below the nominal output voltage. For instance, if the nominal output voltage is  $3.3 \text{V}$ , and the desired power good on thresholds are  $\pm 5\%$ , the POWER\_GOOD\_ON command is issued with  $2.85 \text{V}$  as the desired threshold. The POWER\_GOOD\_OFF command must be set to a lower value (higher percentage) than the POWER\_GOOD\_ON command as well. The VOUT\_SCALE\_LOOP command must be set to approximately  $0.1818$  for these examples to work correctly.

The FB pin is used to sense the output voltage for the purposes of power good detection. Because of this there is the inherent filtering action provided by the compensation network connected from COMP to FB. As the output voltage rises or falls below the nominal value, the error amplifier attempts to force FB to match its reference voltage. When the error amplifier is no longer able to do this, the FB pin begins to drift and trip the power good threshold. For this reason the network from COMP to FB should have no purely resistive path.

Power good de-asserts during all startups, after any fault condition is detected or whenever the device is turned off or in a disabled state (OPERATION command or CNTL pin put the device into a disabled or off state). The PGOOD pin acts like a diode to GND when the device has no power applied to the VDD pin.

**Undervoltage lockout.** The TPS40400 provides flexible user adjustment of the undervoltage lockout threshold and the hysteresis. Two PMBus commands VIN\_ON and VIN\_OFF allow the user to set these input voltage turn on and turn off thresholds independently, with a 500-mV resolution from a minimum of 2.5-V turn off to a maximum 18-V turn on. See the command descriptions for more details.

**Output overvoltage and undervoltage thresholds.** The TPS40400 has output overvoltage protection and undervoltage protection capability. The comparators that look at the overvoltage conditions and undervoltage conditions use the FB pin as the output sensing point so the filtering effect of the compensation network connected from COMP to FB has an effect on the speed of detection. As the output voltage rises or falls below the nominal value, the error amplifier attempts to force FB to match its reference voltage. When the error amplifier is no longer able to do this, the FB pin begins to drift and trip the overvoltage threshold or the undervoltage threshold. For this reason the network from COMP to FB should have no purely resistive path.

The VOUT\_OV\_FAULT\_LIMIT and VOUT\_UV\_FAULT\_LIMIT commands are used to set the output overvoltage and undervoltage thresholds. There are four possible thresholds that can be set with the undervoltage and overvoltage commands. See the command descriptions for complete details.

**Programmable fault responses.** For the various fault conditions, the TPS40400 allows the user to select the fault response. The faults that have programmable responses with the TPS40400 are overcurrent (see the IOUT\_OC\_FAULT\_RESPONSE command description), overtemperature, (see the OT\_FAULT\_RESPONSE command description), output overvoltage, (see the VOUT\_OV\_FAULT\_RESPONSE command description) and output undervoltage, (see the VOUT\_UV\_FAULT\_RESPONSE command description). These commands program the TPS40400 response to the corresponding fault condition. Possible responses include ignoring the fault, latching off and requiring a reset (either VDD power cycle or a toggling of the CNTL pin and/or OPERATION command status) for the converter to restart. See the individual fault response command descriptions for details on what is available for the specific command.

**User data and adjustable anti-cross conduction delay.** The TPS 40400 provides a command, MFR\_SPECIFIC\_00, which can be used as a scratchpad to store 14 bits of arbitrary data. These bits can represent anything that the user desires and can be stored in EEPROM for non-volatility. Bit 0 of this command is used to select between two dead time settings for the controller. The particular setting required for a given application depends upon several things, including total FET gate charge, FET gate resistance, PCB layout quality, temperature, etc. It is not possible to give a hard and fast rule as to when to use which setting, but generally, for FETs above 25 nC gate charge, the longer dead time setting should be looked at. The shorter dead time setting allows higher efficiency in applications where the FETs are generally small and switch very quickly, while may lead to minimum amounts of cross conduction in applications with larger, slower switching FETs. Conversely, using the longer dead time setting with smaller, faster switching FETs leads to excessive body diode conduction in the low-side FET, leading to a drop in converter efficiency. Bit 1 of this command permanently locks certain parameters from being changed when set to 1. Use with caution. For more detail, see the MFR\_SPECIFIC\_00 command description.

## SUPPORTED COMMANDS

The TPS40400 supports the following commands from the PMBus 1.1 specification.

### OPERATION (01h)

The OPERATION command is used to turn the device output on or off in conjunction with the input from the CONTROL pin. It is also used to set the output voltage to the upper or lower MARGIN voltages. The unit stays in the commanded operating mode until a subsequent OPERATION command or a change in the state of the CONTROL pin instructs the device to change to another mode.

Command	OPERATION							
Format	Unsigned binary							
Bit Position	7	6	5	4	3	2	1	0
Access	r/w	r	r/w	r/w	r/w	r/w	r	r
Function	ON	X	Margin				X	X
Default Value	0	0	0	0	0	0	X	X

#### *On*

This bit is an enable command to the converter.

- 0: output switching is disabled. Both drivers placed in an off or low state.
- 1: output switching is enabled. The device is allowed to begin power conversion assuming no fault conditions exist.

#### *Margin*

If Margin Low is enabled, load the value from the VOUT\_MARGIN\_LOW command. If Margin High is enabled, load the value from the VOUT\_MARGIN\_HIGH command. (See PMBus specification for more information)

- 00XX: Margin Off
- 0101: Margin Low (Ignore Fault)
- 0110: Margin Low (Act on Fault)
- 1001: Margin High (Ignore Fault)
- 1010: Margin High (Act on Fault)

Note that the reference voltage used for overvoltage, undervoltage detection and power good are derived from the actual reference voltage in effect at the time. Setting a margin to test for one of these fault conditions does not work. Testing for these conditions must be done by forcing the FB pin to a voltage that would trip these fault conditions based on the current reference voltage and the percentage difference from this level set by the threshold setting commands.

### ON\_OFF\_CONFIG (02h)

The ON\_OFF\_CONFIG command configures the combination of CNTL pin input and serial bus commands needed to turn the unit on and off. The contents of this register can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE commands.

Command	ON_OFF_CONFIG							
Format	Unsigned binary							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r	r	r/w	r/w	r/w	r/w	r
Function	X	X	X	pu	cmd	cpr	pol	cpa
Default Value	X	X	X	1	0	0	0	1

#### *pu*

The pu bit sets the default to either operate any time power is present or for the on/off to be controlled by CNTL pin and PMBus OPERATION command. This bit is used in conjunction with the 'cp', 'cmd', and 'on' bits to determine start up.

# TPS40400

SLUS930A – APRIL 2011 – REVISED JULY 2011

[www.ti.com](http://www.ti.com)

Bit Value	ACTION
0	Device powers up any time power is present regardless of state of the CNTL pin.
1	Device does not power up until commanded by the CNTL pin and OPERATION command as programmed in bits [2:0] of the ON_OFF_CONFIG register.

## **cmd**

The cmd bit controls how the device responds to the OPERATION command.

Bit Value	ACTION
0	Device ignores the “on” bit in the OPERATION command.
1	Device responds to the “on” bit in the OPERATION command.

## **cpr**

The cpr bit sets the CNTL pin response. This bit is used in conjunction with the 'cmd', 'pu', and 'on' bits to determine start up.

Bit Value	ACTION
0	Device ignores the CNTL pin. On/off is controlled only by the OPERATION command.
1	Device requires the CNTL pin to be asserted to start the unit.

## **pol**

The pol bit controls the polarity of the CONTROL pin. For a change to become effective, the contents of the ON\_OFF\_CONFIG register must be stored to non-volatile memory using either the SOR\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE commands and the device power cycled. Simply writing a new value to this bit does not change the polarity of the CNTL pin.

Bit Value	ACTION
0	CNTL pin is active low.
1	CNTL pin is active high.

## **cpa**

The cpa bit sets the CNTL pin action when turning the controller off. This bit is read internally and cannot be modified by the user.

Bit Value	ACTION
1	Turn off the output and stop transferring energy to the output as fast as possible.

## **CLEAR\_FAULTS (03h)**

The CLEAR\_FAULTS command is used to clear any fault bits that have been set. This command clears all bits in all status registers simultaneously. At the same time, the device negates (clears, releases) its SMBALERT signal output if the device is asserting the SMBALERT signal. The CLEAR\_FAULTS command does not cause a unit that has latched off for a fault condition to restart. If the fault is still present when the bit is cleared, the fault bit is immediately reset and the host notified by the usual means.



## WRITE\_PROTECT (10h)

The WRITE\_PROTECT command is used to control writing to the PMBus device. The intent of this command is to provide protection against accidental changes. This command is not intended to provide protection against deliberate or malicious changes to the device configuration or operation. All supported command parameters may have their parameters read, regardless of the WRITE\_PROTECT settings. The contents of this register can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE commands.

Command	WRITE_PROTECT							
Format	Unsigned binary							
Bit Position	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	X	X	X	X	X
Function	bit7	bit6	bit5	X	X	X	X	X
Default Value	0	0	0	X	X	X	X	X

### bit5

Bit Value	ACTION
0	Enable all writes as permitted in bit6 or bit7
1	Disable all writes except the WRITE_PROTECT, OPERATION and ON_OFF_CONFIG. (bit6 and bit7 must be 0 to be valid data)

### bit6

Bit Value	ACTION
0	Enable all writes as permitted in bit5 or bit7
1	Disable all writes except for the WRITE_PROTECT and OPERATION commands. (bit5 and bit7 must be 0 to be valid data)

### bit7

Bit Value	ACTION
0	Enable all writes as permitted in bit5 or bit6
1	Disable all writes except for the WRITE_PROTECT command. (bit5 and bit6 must be 0 to be valid data)

In any case, only one of the three bits may be set at any one time. Attempting to set more than one bit results in an alert being generated and the cml bit in the STATUS\_WORD being set.

## STORE\_DEFAULT\_ALL (11h)

The STORE\_DEFAULT\_ALL command stores all of the current storable register settings in the EEPROM memory as the new defaults on power up.

It is permissible to use this command while the device is switching. Note however that the device continues to switch but ignores all fault conditions until the internal store process has completed.

EEPROM programming faults cause the device to NACK and set the 'cml' bit in the STATUS\_BYTE and the 'oth' bit in the STATUS\_CML registers.

## RESTORE\_DEFAULT\_ALL (12h)

The RESTORE\_DEFAULT\_ALL command restores all of the storable register settings from EEPROM memory.

This command should not be used while the device is actively switching. If this is done, the device stops switching the output drivers and the output voltage drops. Depending on loading conditions, the output voltage could reach an undervoltage level and trigger an undervoltage fault response if programmed to do so. The command can be used while the device is switching, but it is not recommended as it results in a restart that could disrupt power sequencing requirements in more complex systems. It is strongly recommended that the device be stopped before issuing this command.

## TPS40400

SLUS930A – APRIL 2011 – REVISED JULY 2011

[www.ti.com](http://www.ti.com)

### STORE\_DEFAULT\_CODE (13h)

The STORE\_DEFAULT\_CODE command instructs the PMBus core to store the contents of the programming register whose Command Code matches the value in the data byte into memory as the new default value.

Command	STORE_DEFAULT_CODE							
Bit Position	7	6	5	4	3	2	1	0
Access	w	w	w	w	w	w	w	w
Function	Command code							

EEPROM programming faults cause the device to NACK and set the 'cml' bit in the STATUS\_BYTE and the 'oth' bit in the STATUS\_CML registers. It is permissible to use this command while the device is switching. Note however that the device continues to switch but ignores all fault conditions until the internal store process has completed.

It is permitted to use the STORE\_DEFAULT\_CODE command while the device is operating. However, the device may be unresponsive during the copy operation with unpredictable, undesirable or even catastrophic results. It is recommended to turn off the device output before issuing this command.

### RESTORE\_DEFAULT\_CODE (14h)

The RESTORE\_DEFAULT\_CODE command instructs the PMBus core to overwrite the programming register whose Command Code matches the value in the data byte, with the default value.

Command	STORE_DEFAULT_CODE							
Bit Position	7	6	5	4	3	2	1	0
Access	w	w	w	w	w	w	w	w
Function	Command code							

The RESTORE\_DEFAULT\_CODE command should not be used while the device is switching because the device stops switching and restarts. During the restart, the low-side driver turns on for an extended time period and could damage loads that are sensitive to the power rail sinking current. If this is of no concern then the command may be used while the device is switching.

#### NOTE

A VIN\_UV fault may be triggered when RESTORE\_DEFAULT\_ALL or RESTORE\_DEFAULT\_CODE command is set. The firmware workaround is accomplished by verifying that, upon completion of a RESTORE\_DEFAULT\_ALL or RESTORE\_DEFAULT\_CODE command, the sole source asserting SMB\_ALERT is STATUS\_BYTE[3] (VIN\_UV). If so, issue a CLEAR\_FAULTS command. Any other source asserting SMB\_ALERT under these circumstances (i.e. completion of RESTORE\_DEFAULT\_ALL or RESTORE\_DEFAULT\_CODE) would indicate an actual fault condition.

### VOUT\_MODE (20h)

**Description:** The PMBus specification dictates that the data word for the VOUT\_MODE command is one byte that consists of a 3-bit mode and 5-bit exponent parameter, as shown below. The 3-bit mode sets whether the device uses the Linear or Direct modes for output voltage related commands. The 5-bit parameter sets the exponent value for the linear data mode. The mode and exponent parameters are set and do not permit the user to change the values.

Command	VOUT_MODE							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r
Function	Mode				Exponent			
Default Value	0	0	0	1	0	1	1	0

**Mode:**

Value fixed at 000, linear mode.

**Exponent**

Value fixed at 11011, Exponent for Linear mode values is –10.

**VOUT\_TRIM (22h)**

The VOUT\_TRIM command is used to apply a fixed offset voltage to the output voltage command value. It is most typically use by the end user to trim the output voltage at the time the PMBus device is assembled into the end user system. It is vital that the VOUT\_SCALE\_LOOP comand is set correctly in order to obtaining correct results. The contents of this register can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE commands.

The effect of this command is determined by the settings of the VOUT\_MODE command. In this device, the VOUT\_MODE is fixed to Linear with an exponent of –10 (decimal).

$$V_{OUT(\text{offst})} = VOUT\_TRIM \times 2^{-10} \quad (15)$$

The maximum value of  $V_{OUT(\text{offst})}$  is  $\pm 25\%$  of nominal VOUT. Nominal  $V_{OUT}$  is set by external resistors and the 600 mV error amplifier reference. The valid range in 2s complement for this command is –4000h to 3FFF. The high order two bits of the high byte must both be either 0 or 1. They cannot have different values. If a value outside of the  $\pm 25\%$  is given with this command, the TPS40400 sets the output voltage to the upper or lower limit depending on the direction of the setting, assert SMBALRT, set the CML bit in STATUS\_BYTE and the invalid data bit STATUS\_CML.

Command	VOUT_TRIM															
Format	Linear, two's complement binary															
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Access	r/w	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	High Byte								Low Byte							
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**VOUT\_MARGIN\_HIGH (25h)**

The VOUT\_MARGIN\_HIGH command sets the target voltage which the output changes to when the OPERATION command is set to "Margin High". The contents of this register can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE commands.

The effect of this command is determined by the settings of the VOUT\_MODE command. In this device, the VOUT\_MODE is fixed to Linear with an exponent of –10 (decimal). The actual output voltage commanded by a margin high command can be found by:

$$V_{OUT(\text{MH})} = (VOUT\_MARGIN\_HIGH + VOUT\_TRIM) \times 2^{-10} \quad (16)$$

The maximum margin range is  $\pm 25\%$  of nominal VOUT. Nominal VOUT is set by external resistors and a 600 mV error amplifier reference and does not include the offset generated by VOUT\_TRIM. It is critical that the correct value be programmed into VOUT\_SCALE\_LOOP for the correct margin value to be calculated. Error checking is not performed when the VOUT\_MARGIN\_HIGH command is issued. The error checking is done when the OPERATION command is issued calling for a margin high state. At that time, values outside the  $\pm 25\%$  range is treated as invalid data and causes the set the CML bit in the STATUS\_BYTE and the invalid data (ivd) bit in the STATUS\_CML registers. The output voltage is then set to to the upper or lower limit depending on the direction of the setting. The device state can be restored to power up defaults by issuing either the RESTORE\_DEFAULT\_ALL or RESTORE\_DEFAULT\_CODE commands.

# TPS40400

SLUS930A – APRIL 2011 – REVISED JULY 2011

www.ti.com

Command	VOUT_MARGIN_HIGH															
Format	Linear, two's complement binary															
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	High Byte								Low Byte							
Default Value	0	0	0	0	0	1	0	1	0	1	0	0	0	1	1	1

The default value of VOUT\_MARGIN\_HIGH is 0x547 or 1351. This corresponds to a default margin high voltage of 1.32 V with the default VOUT\_SCALE\_LOOP value of 0.5 and external resistor selection to give 1.2 V nominal output voltage.

## VOUT\_MARGIN\_LOW (26h)

The VOUT\_MARGIN\_LOW command sets the target voltage which the output changes to when the OPERATION command is set to "Margin Low". The contents of this register can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE commands.

The effect of this command is determined by the settings of the VOUT\_MODE command. In this device, the VOUT\_MODE is fixed to Linear with an exponent of -10 (decimal). The actual output voltage commanded by a margin high command can be found by:

$$V_{OUT(ML)} = (VOUT\_MARGIN\_LOW + VOUT\_TRIM) \times 2^{-10} \tag{17}$$

The maximum margin range is ±25% of nominal VOUT. Nominal VOUT is set by external resistors and a 600 mV error amplifier reference and does not include the offset generated by VOUT\_TRIM. It is critical that the correct value be programmed into VOUT\_SCALE\_LOOP for the correct margin value to be calculated. Error checking is not performed when the VOUT\_MARGIN\_LOW command is issued. The error checking is done when the OPERATION command is issued calling for a margin high state. At that time, values outside the ±25% range is treated as invalid data and causes the device to set the CML bit in the STATUS\_BYTE and the invalid data (ivd) bit in the STATUS\_CML registers. The output voltage is then set to the upper or lower limit depending on the direction of the setting. The device state can be restored to power up defaults by issuing either the RESTORE\_DEFAULT\_ALL or RESTORE\_DEFAULT\_CODE commands.

Command	VOUT_MARGIN_LOW															
Format	Linear, two's complement binary															
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	High Byte								Low Byte							
Default Value	0	0	0	0	0	1	0	0	0	1	0	1	0	0	0	1

The default value of VOUT\_MARGIN\_LOW is 0x451 or 1105. This corresponds to a default margin high voltage of 1.08 V with the default VOUT\_SCALE\_LOOP value of 0.5 and external resistor selection to give 1.2 V nominal output voltage.

## VOUT\_SCALE\_LOOP (29h)

VOUT\_SCALE\_LOOP is equal to the feedback resistor ratio. The nominal output voltage is set by a resistor divider and the internal 600mV reference voltage. The default value of VOUT\_SCALE\_LOOP is 0.5 meaning that the reference voltage is one half of the output voltage. The contents of this register can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE commands.

The correct setting for the VOUT\_SCALE\_LOOP parameter is shown in [Equation 18](#).

$$VOUT\_SCALE\_LOOP = \frac{V_{FB}}{V_{OUT(nom)}} \tag{18}$$

It is important that this parameter is set correctly because it has an effect on several other parameters. Any parameter that operates on or reports output voltage depends on the correct setting of this parameter for correct results to be obtained.

Command	VOUT_SCALE_LOOP															
Format	Linear, two's complement binary															
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Exponent							Mantissa								
Default Value	1	0	1	1	1	0	0	1	0	0	0	0	0	0	0	0

### Exponent

Value fixed at –9 (dec).

### Mantissa

Default value is 256 (dec). When combined with the exponent, the overall value of VOUT\_SCALE\_LOOP is 0.5 (dec). The maximum value for the mantissa is 512 for a VOUT\_SCALE\_LOOP value of 1.

### FREQUENCY\_SWITCH (33h)

The FREQUENCY\_SWITCH command sets the switching frequency. Smarty Jones only supports frequencies from 200 kHz to 2 MHz. Values written within the supported frequency range is rounded up to the nearest supported increment. The contents of this register can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE commands.

There are 14 distinct supported frequencies:

- 200 kHz
- 300 kHz
- 400 kHz
- 500 kHz
- **600 kHz (default)**
- 700 kHz
- 800 kHz
- 900 kHz
- 1.0 MHz
- 1.2 MHz
- 1.4 MHz
- 1.6 MHz
- 1.8 MHz
- 1.9 MHz

The data word that accompanies this command is divided into a fixed 5-bit exponent and an 11-bit mantissa. The 5 most significant bits of the mantissa are fixed, while the lower six bits may be altered.

Command	FREQUENCY_SWITCH															
Format	Linear, two's complement binary															
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r	r	r	r/w	r/w	r/w	r/w	r/w	r/w
Function	Exponent							Mantissa								
Default Value	0	0	1	0	1	0	0	0	0	0	0	1	0	0	1	1

### Exponent

Fixed at 5(dec)

### Mantissa

The upper five bits are fixed at 0.

The lower six bits are writeable with a default value of 19 (dec).

# TPS40400

SLUS930A – APRIL 2011 – REVISED JULY 2011

[www.ti.com](http://www.ti.com)

## VIN\_ON (35h)

The VIN\_ON command sets the value of the input voltage at which the unit should start operation assuming all other required startup conditions are met. Values are mapped to the nearest supported increment. Values outside the supported range are treated as invalid data and cause the device set the CML bit in the STATUS\_BYTE and the invalid data (ivd) bit in the STATUS\_CML registers. The value of VIN\_ON remains unchanged on an out-of-range write attempt. The contents of this register can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE commands.

SUPPORTED VIN_ON VALUES			
2.75 <sup>(1)</sup>	6.50	10.50	14.50
3.00	7.00	11.00	15.00
3.50	7.50	11.50	15.50
4.00	8.00	12.00	16.00
4.50	8.50	12.50	16.50
5.00	9.00	13.00	17.00
5.50	9.50	13.50	17.50
6.00	10.00	14.00	18.00

(1) Default setting

VIN\_ON must be set higher than VIN\_OFF. Attempting to write either VIN\_ON lower than VIN\_OFF or VIN\_OFF higher than VIN\_ON results in the new value being rejected, SMBALERT being asserted along with the CML bit in STATUS\_BYTE and the invalid data bit in STATUS\_CML.

The data word that accompanies this command is divided into a fixed 5-bit exponent and an 11-bit mantissa. The four most significant bits of the mantissa are fixed, while the lower 7 bits may be altered.

Command	VIN_ON																
	Linear, two's complement binary																
Format																	
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
Access	r	r	r	r	r	r	r	r	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
Function	Exponent					Mantissa											
Default Value	1	1	1	1	0	0	0	0	0	0	0	0	0	1	0	1	1

### Exponent

–2 (dec), fixed.

### Mantissa

The upper four bits are fixed at 0.

The lower seven bits are programmable with a default value of 11 (dec).

### VIN\_OFF (36h)

The VIN\_OFF command sets the value of the input voltage at which the unit should stop operation. Values are mapped to the nearest supported increment. Values outside the supported range is treated as invalid data and causes the device to set the CML bit in the STATUS\_BYTE and the invalid data (ivd) bit in the STATUS\_CML registers. The value of VIN\_ON remains unchanged during an out-of-range write attempt. The contents of this register can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE commands.

SUPPORTED VIN_OFF VALUES			
2.50 <sup>(1)</sup>	6.50	10.50	14.50
3.00	7.00	11.00	15.00
3.50	7.50	11.50	15.50
4.00	8.00	12.00	16.00
4.50	8.50	12.50	16.50
5.00	9.00	13.00	17.00
5.50	9.50	13.50	17.50
6.00	10.00	14.00	

(1) Default setting

VIN\_ON must be set higher than VIN\_OFF. Attempting to write either VIN\_ON lower than VIN\_OFF or VIN\_OFF higher than VIN\_ON results in the new value being rejected, SMBALERT being asserted along with the CML bit in STATUS\_BYTE and the invalid data bit in STATUS\_CML.

The data word that accompanies this command is divided into a fixed 5 bit exponent and an 11 bit mantissa. The 4 most significant bits of the mantissa are fixed, while the lower 7 bits may be altered.

Command	VIN_OFF																
	Linear, two's complement binary																
Format																	
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
Access	r	r	r	r	r	r	r	r	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
Function	Exponent								Mantissa								
Default Value	1	1	1	1	0	0	0	0	0	0	0	0	0	1	0	1	0

#### Exponent

–2 (dec), fixed.

#### Mantissa

The upper four bits are fixed at 0.

The lower seven bits are programmable with a default value of 10 (dec)

### IOUT\_CAL\_GAIN (38h)

The IOUT\_CAL\_GAIN is the ratio of the voltage at the current sense element to the sensed current. The units are Ohms ( $\Omega$ ). The effective current sense element can be the DC resistance of the inductor or a separate current sense resistor. The default setting is 3 m $\Omega$ , and the resolution is 30.5  $\mu\Omega$ . The range is 0 to 15.6 m $\Omega$ . The contents of this register can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE commands.

Command	IOUT_CAL_GAIN																
	Linear, two's complement binary																
Format																	
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
Access	r	r	r	r	r	r	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
Function	Exponent								Mantissa								
Default Value	1	0	0	0	1	0	0	0	0	1	1	0	0	0	0	1	0

## TPS40400

SLUS930A – APRIL 2011 – REVISED JULY 2011

[www.ti.com](http://www.ti.com)

### Exponent

–15 (dec), fixed.

### Mantissa

The upper four bits are fixed at 0.

The lower seven bits are programmable with a default value of 98 (dec)

### IOUT\_CAL\_OFFSET (39h)

The IOUT\_CAL\_OFFSET is used to compensate for offset errors in the READ\_IOUT results and the IOUT\_OC\_FAULT\_LIMIT and IOUT\_OC\_WARN\_LIMIT thresholds. The units are amps. The default setting is 0 amps. The resolution of the argument for this command is 62.5 mA and the range is +3937.5mA to -4000 mA. Values written outside of this range alias into the supported range. For example, 1110 0100 0000 0001 has an expected value of –63.0625 amps, but results in 1110 0111 1111 0001 which is –0.9375 A. This occurs because the read-only bits are fixed. The Exponent is always –4 and the 5 msb bits of the Mantissa are always equal to the sign bit. The contents of this register can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE commands.

Command	IOUT_CAL_OFFSET															
Format	Linear, two's complement binary															
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r/w	r	r	r	r	r/w	r/w	r/w	r/w	r/w	r/w
Function	Exponent						Mantissa									
Default Value	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0

### Exponent

–4 (dec), fixed.

### Mantissa

MSB is programmable with sign, next 4 bits are sign extend only.

Lower six bits are programmable with a default value of 0 (dec)

### VOUT\_OV\_FAULT\_LIMIT (40h)

The VOUT\_OV\_FAULT\_LIMIT command sets the value of the output voltage that causes an output overvoltage fault. The contents of this register can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE commands.

The effective value of this command is determined by the settings of the VOUT\_MODE command. In this device, the VOUT\_MODE is fixed to Linear with an exponent of –10 (decimal) so the effective overvoltage trip point requested is:

$$V_{\text{OUT(OV\_req)}} = \text{VOUT\_OV\_FAULT\_LIMIT} \times 2^{-10} \quad (19)$$

The VOUT\_OV\_FAULT\_LIMIT has two data bytes formatted as 2's complement binary integer. The actual values for the VOUT\_OV\_FAULT\_LIMIT trip point are set to fixed percentages of nominal  $V_{\text{OUT}}$ . There are four fixed percentages of the nominal  $V_{\text{OUT}}$  that are supported for overvoltage trip points.

- 108%
- 110%
- **112% (default)**
- 115%

For example, for a 1.2V nominal output, VOUT\_OV\_FAULT\_LIMIT can be set to 1.296 V, 1.32 V, 1.344 V or 1.38 V. Values within the supported range is set to the nearest fixed percentage. It is critical that the correct value be programmed into VOUT\_SCALE\_LOOP for the correct overvoltage fault trip point to be calculated. Values outside the supported range results in the corresponding extreme value to be selected. No error conditions are reported



Command	VOUT_OV_FAULT_LIMIT															
Format	Linear, two's complement binary															
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	High Byte								Low Byte							
Default Value	0	0	0	0	0	1	0	1	0	0	0	0	1	0	0	0

### VOUT\_OV\_FAULT\_RESPONSE (41h)

**Description:** The VOUT\_OV\_FAULT\_RESPONSE command instructs the device on what action to take in response to a VOUT\_OV\_FAULT\_LIMIT fault. The device also:

- Sets the VOUT\_OV bit in the STATUS\_BYTE
- Sets the VOUT bit in the STATUS\_WORD
- Sets the VOUT OV fault bit in the STATUS\_VOUT register, and
- Notifies the host via  $\overline{\text{SMBALRT}}$  pin

The contents of this register can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE commands.

A one-byte unsigned binary data argument is used with this command:

Command	VOUT_OV_FAULT_RESPONSE								
Format	Unsigned binary								
Bit Position	7	6	5	4	3	2	1	0	
Access	r/W	r/w	r/w	r/w	r/w	r	r	r	
Function	RSP[1]	RSP[0]	RS[2]	RS[1]	RS[0]	X	X	X	
Default Value	0	0	0	0	0	1	0	0	

#### **RSP[1:0]**

Output voltage overvoltage response

00: The device continues operation without interruption.

01: The device continues operation for four switching cycles. If the fault is still present, the device shuts down and responds according to RS[2:0].

10: The device shuts down and responds according to RS[2:0].

11: The device shuts down and attempts to restart.

#### **RS[2:0]**

Output voltage overvoltage retry setting

000: A zero value for the Retry Setting means that the unit does not attempt to restart. The output remains disabled until the fault is cleared (See section 10.7 of the PMBus spec.)

111: A one value for the Retry Setting means that the unit goes through a normal startup (Soft start) continuously, without limitation, until it is commanded off or bias power is removed or another fault condition causes the unit to shutdown.

Any value other than 000 or 111 is not accepted.

## TPS40400

SLUS930A – APRIL 2011 – REVISED JULY 2011

[www.ti.com](http://www.ti.com)

### VOUT\_UV\_FAULT\_LIMIT (44h)

The VOUT\_UV\_FAULT\_LIMIT command sets the value of the output voltage that causes an output undervoltage fault. The contents of this register can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE commands.

The effective value of this command is determined by the settings of the VOUT\_MODE command. In this device, the VOUT\_MODE is fixed to Linear with an exponent of  $-10$  (decimal) so the effective overvoltage trip point requested is:

$$V_{OUT(UV\_req)} = VOUT\_UV\_FAULT\_LIMIT \times 2^{-10} \quad (20)$$

The VOUT\_UV\_FAULT\_LIMIT has two data bytes formatted as two's complement binary integer. The actual values for VOUT\_UV\_FAULT\_LIMIT trip point are set to fixed percentages of nominal VOUT. There are four fixed percentages of  $V_{OUT}$  that are supported for overvoltage trip points.

- 92%
- 90%
- **88% (default)**
- 85%

For example, for a 1.2 V nominal output, VOUT\_UV\_FAULT\_LIMIT can be set to 1.104 V, 1.08 V, 1.056 V or 1.02 V. Values within the supported range are set to the nearest fixed percentage. It is critical that the correct value be programmed into VOUT\_SCALE\_LOOP for the correct overvoltage fault trip point to be calculated. Values outside the supported range results in the corresponding extreme value to be selected. No error conditions are reported.

The VOUT\_UV\_FAULT\_LIMIT command has two bytes formatted as a two's complement binary integer:

Command	VOUT_UV_FAULT_LIMIT															
	Linear, two's complement binary															
Format																
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	High Byte								Low Byte							
Default Value	0	0	0	0	0	1	0	0	1	0	0	0	1	1	1	1

### VOUT\_UV\_FAULT\_RESPONSE (45h)

The VOUT\_UV\_FAULT\_RESPONSE command instructs the device on what action to take in response to a VOUT\_UV\_FAULT\_LIMIT fault. The device also:

- Sets the VOUT bit in the STATUS\_WORD
- Sets the VOUT UV Fault bit in the STATUS\_VOUT register, and
- Notifies the host via  $\overline{\text{SMBALRT}}$  pin

The contents of this register can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE commands.

A one-byte unsigned binary data word is used with this command:

Command	VOUT_UV_FAULT_RESPONSE							
	Unsigned binary							
Format								
Bit Position	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r	r	r
Function	RSP[1]	RSP[0]	RS[2]	RS[1]	RS[0]	X	X	X
Default Value	0	0	0	0	0	1	0	0

#### RSP[1:0]

Output voltage undervoltage response

00: The device continues operation without interruption.

- 01: The device continues operation for four switching cycles. If the fault is still present, the device shuts down and responds according to RS[2:0].
- 10: The device shuts down and responds according to RS[2:0].
- 11: The device shuts down and attempts to restart.

### RS[2:0]

Output voltage undervoltage retry setting

- 000: A zero value for the Retry Setting means that the unit does not attempt to restart. The output remains disabled until the fault is cleared (See section 10.7 of the PMBus spec.)
- 111: A one value for the Retry Setting means that the unit goes through a normal startup (Soft start) continuously, without limitation, until it is commanded off or bias power is removed or another fault condition causes the unit to shutdown.

Any value other than 000 or 111 is not accepted.

### IOUT\_OC\_FAULT\_LIMIT (46h)

The IOUT\_OC\_FAULT\_LIMIT command sets the value of the output current, in amperes, that causes the over-current detector to indicate an over-current fault condition. The IOUT\_OC\_FAULT\_LIMIT should be set to equal to or greater than the IOUT\_OC\_WARN\_LIMIT. Writing a value to IOUT\_OC\_FAULT\_LIMIT less than IOUT\_OC\_WARN\_LIMIT causes the device to set the CML bit in the STATUS\_BYTE and the invalid data (ivd) bit in the STATUS\_CML registers as well as assert the SMBALRT signal. The contents of this register can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE commands.

The IOUT\_OC\_FAULT\_LIMIT takes a two-byte data word formatted as follows:

Command	IOUT_OC_FAULT_LIMIT															
Format	Linear, two's complement binary															
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r	r	r	r/w	r/w	r/w	r/w	r/w	r/w
Function	Exponent								Mantissa							
Default Value	1	1	1	1	1	0	0	0	0	0	0	1	0	1	0	0

#### Exponent

–1 (dec), fixed.

#### Mantissa

The upper five bits are fixed at 0.

The lower six bits are programmable with a default value of 20 (dec)

The actual output current for a give mantissa and exponent is shown in [Equation 21](#).

$$I_{\text{OUT(oc)}} = \text{Mantissa} \times 2^{\text{Exponent}} = \frac{\text{Mantissa}}{2} \quad (21)$$

The default output fault current setting is 10 A. Values of  $I_{\text{OUT(oc)}}$  can range between 0 A and 35 A in 500-mA increments.

### IOUT\_OC\_FAULT\_RESPONSE (47h)

The IOUT\_OC\_FAULT\_RESPONSE command instructs the device on what action to take in response to an IOUT\_OC\_FAULT\_LIMIT fault. The device also:

- Sets the IOUT\_OC bit in the STATUS\_BYTE
- Sets the IOUT/POUT bit in the STATUS\_WORD
- Sets the IOUT OC Fault bit in the STATUS\_IOUT register, and
- Notifies the host as described in section 10.2.2 of the PMBus Specification.

## TPS40400

SLUS930A – APRIL 2011 – REVISED JULY 2011

[www.ti.com](http://www.ti.com)

The contents of this register can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE commands.

Command	IOUT_OC_FAULT_RESPONSE							
Format	Unsigned binary							
Bit Position	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r	r	r
Function	RSP[1]	RSP[0]	RS[2]	RS[1]	RS[0]	X	X	X
Default Value	0	0	0	0	0	1	0	0

### RSP[1:0]

- 00: The device continues operation without interruption
- 01: This is unsupported and causes a data error.
- 10: The device continues operation for four switching cycles. If the fault is still present, the device shuts down and responds according to RS[2:0].
- 11: The device shuts down and attempts to restart.

### RS[2:0]

- 000: A zero value for the Retry Setting means that the unit does not attempt to restart. The output remains disabled until the fault is cleared (See section 10.7 of the PMBus spec.)
  - 111: A one value for the Retry Setting means that the unit goes through a normal startup (Soft start) continuously, without limitation, until it is commanded off or bias power is removed or another fault condition causes the unit to shutdown.
- Any value other than 000 or 111 is not accepted.

### IOUT\_OC\_WARN\_LIMIT (4Ah)

The IOUT\_OC\_WARN\_LIMIT command sets the value of the output current, in amperes, that causes the over-current detector to indicate an over-current warning. When this current level is exceeded the device:

- Sets the OTHER bit in the STATUS\_BYTE
- Sets the OCW bit in the STATUS\_WORD
- Sets the IOUT overcurrent Warning (OCW) bit in the STATUS\_IOUT register, and
- Notifies the host by asserting  $\overline{\text{SMBALRT}}$

The IOUT\_OC\_WARN\_LIMIT threshold should always be set to less than or equal to the IOUT\_OC\_FAULT\_LIMIT. Writing a value to IOUT\_OC\_WARN\_LIMIT greater than IOUT\_OC\_FAULT\_LIMIT causes the device to set the CML bit in the STATUS\_BYTE and the invalid data (ivd) bit in the STATUS\_CML registers as well as assert the  $\overline{\text{SMBALRT}}$  signal. The contents of this register can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE commands.

The IOUT\_OC\_WARN\_LIMIT takes a two byte data word formatted as follows:

Command	IOUT_OC_WARN_LIMIT																
Format	Linear, two's complement binary																
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
Access	r	r	r	r	r	r	r	r	r	r	r/w	r/w	r/w	r/w	r/w	r/w	
Function	Exponent								Mantissa								
Default Value	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1

### Exponent

–1 (dec), fixed

### Mantissa

The upper five bits are fixed at 0.

Lower six bits are programmable with a default value of 15 (dec)

The actual output warning current level for a give mantissa and exponent is:

$$I_{OUT(oc)} = \text{Mantissa} \times 2^{\text{Exponent}} = \frac{\text{Mantissa}}{2} \quad (22)$$

The default output fault current setting is 10A. Values of  $I_{OUT(oc)}$  can range from 0A to 35A in 500mA increments. The default output warning current setting is 7.5A.

### OT\_FAULT\_RESPONSE (50h)

The OT\_FAULT\_RESPONSE command instructs the device on what action to take in response to an output over temperature fault. The temperature sensed is the die temperature of the TPS40400 only. No other temperature sensors are provided. The contents of this register can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE commands. The OT\_FAULT\_LIMIT parameter is not programmable and is therefore not supported in the PMBus command set. When an over temperature fault condition is sensed, the device:

- Sets the TEMPERATURE bit in the STATUS\_BYTE
- Sets the OT FAULT bit in the STATUS\_TEMPERATURE register, and
- Notifies the host by asserting the  $\overline{\text{SMBALRT}}$  signal

A one-byte unsigned binary data word is used with this command:

Command	OT_FAULT_RESPONSE							
Format	Unsigned binary							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r/w	r	r	r	r	r	r
Function	X	OTF_RS	X	X	X	X	X	X
Default Value	1	1	0	0	0	0	0	0

### OTF\_RS

Over temperature fault retry setting

0: A zero value for the Retry setting indicates that the unit does not attempt to restart.

1: A one value for the Retry setting indicates that the unit goes through a normal startup (soft-start) when the die temperature falls below the hysteresis band limit. (See the *Electrical Characteristics* table).

### POWER\_GOOD\_ON (5Eh)

The POWER\_GOOD\_ON command sets the value of the output voltage at which the PGOOD output pin (open drain) is asserted high. The contents of this register can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE commands. The actual implementation is a window comparator with symmetrical thresholds above and below the nominal. This command sets both the upper and lower power good threshold at the same time. The parameter passed with this command is always the lower threshold (less than the nominal output) and is mapped to the closest supported percentages of the nominal output voltage in [Table 2](#).

**Table 2. Supported POWER\_GOOD\_ON Levels**

THRESHOLD	
Low	High
95%	105%
92%	108%
90%	110%

For example, with a 1.2 V nominal output voltage, the POWER\_GOOD\_ON command can set the lower threshold to 1.14 V, 1.104 V or 1.08 V. Doing this automatically sets the upper thresholds to 1.26 V, 1.296 V and 1.32 V respectively.

The effective value of this command is determined by the settings of the VOUT\_MODE command. In this device, the VOUT\_MODE is fixed to Linear with an exponent of  $-10$  (decimal) so the effective lower power good turn on threshold requested is:

$$V_{OUT(PGOOD\_ON)} = \text{POWER\_GOOD\_ON} \times 2^{-10} \quad (23)$$

The nominal output voltage is set by external resistors and a 600-mV error amplifier reference. It is critical that the correct value be programmed into VOUT\_SCALE\_LOOP in order to correctly select the desired POWER\_GOOD\_ON threshold.

Normally, the POWER\_GOOD\_ON threshold is set higher than the POWER\_GOOD\_OFF threshold. If the POWER\_GOOD\_ON threshold is set to a value equal to or less than the POWER\_GOOD\_OFF threshold, the device:

- Sets the CML bit in the STATUS\_BYTE
- Sets the Invalid data bit in STATUS\_CML
- Notifies the host via  $\overline{\text{SMBALRT}}$  pin

It is the user's responsibility to ensure that the chosen POWER\_GOOD\_ON and POWER\_GOOD\_OFF thresholds are reasonable with respect to each other. For values written outside the supported ranges are ACK'ed but causes the  $\overline{\text{SMBALRT}}$  line to assert and the CML bit to be set in the STATUS\_WORD. The invalid data bit is also set in the STATUS\_CML results. The actual POWER\_GOOD\_ON threshold is set to the nearest supported extreme value. For instance, with VOUT\_SCALE\_LOOP set to 0.5 for a typical 1.2-V output supply, setting POWER\_GOOD\_ON to 0.5 results in the threshold being set to the 90% value.

The POWER\_GOOD\_ON command has two data bytes formatted as two's complement binary integer:

Command	POWER_GOOD_ON															
	Linear, two's complement binary															
Format																
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	High Byte								Low Byte							
Default Value	0	0	0	0	0	1	0	0	0	1	1	0	1	0	1	0

The default value sets the power good turn on threshold to 1.1035V which maps to the 92% low threshold and 108% high threshold.

### POWER\_GOOD\_OFF (5Fh)

The POWER\_GOOD\_OFF command sets the value of the output voltage at which the PGOOD output pin (open drain output) is de-asserted low. The contents of this register can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE commands. The actual implementation is a window comparator with symmetrical thresholds above and below the nominal. This command sets both the upper and lower power good threshold at the same time. The parameter passed with this command is always the lower threshold (less than the nominal output) and is mapped to the closest supported percentages of the nominal output voltage below:

Supported POWER_GOOD_OFF Levels	
Low Threshold	High Threshold
92%	108%
90% <sup>(1)</sup>	110%
88%	112%

(1) Default value

For example, with a 1.2 V nominal output voltage, the POWER\_GOOD\_OFF command can set the lower threshold to 1.104 V, 1.08 V or 1.056 V. Doing this automatically sets the upper thresholds to 1.296 V, 1.32 V and 1.344 V respectively.

The effective value of this command is determined by the settings of the VOUT\_MODE command. In this device, the VOUT\_MODE is fixed to Linear with an exponent of –10 (decimal) so the effective lower power good turn on threshold requested are:

$$V_{OUT(PGOOD\_OFF)} = POWER\_GOOD\_OFF \times 2^{-10} \quad (24)$$

The nominal output voltage is set by external resistors and a 600 mV error amplifier reference. It is critical that the correct value be programmed into VOUT\_SCALE\_LOOP for the correct POWER\_GOOD\_ON threshold to be selected.

Normally, the POWER\_GOOD\_ON threshold is set higher than the POWER\_GOOD\_OFF threshold. If the POWER\_GOOD\_ON threshold is set to a value equal to or less than the POWER\_GOOD\_OFF threshold, the device:

- Sets the CML bit in the STATUS\_BYTE
- Sets the Invalid data bit in STATUS\_CML
- Notifies the host via  $\overline{\text{SMBALRT}}$  pin

It is the user's responsibility to make sure that chosen POWER\_GOOD\_ON and POWER\_GOOD\_OFF thresholds are reasonable with respect to each other. For values written outside the supported ranges are ACK'ed but cause the  $\overline{\text{SMBALRT}}$  line to assert and the CML bit to be set in the STATUS\_WORD. The invalid data bit is also set in the STATUS\_CML results. The actual POWER\_GOOD\_OFF threshold is set to the nearest supported extreme value. For instance, with VOUT\_SCALE\_LOOP set to 0.5 for a typical 1.2-V output supply, setting POWER\_GOOD\_OFF to 0.5 results in the threshold being set to the 88% value.

The POWER\_GOOD\_OFF command has two data bytes formatted as two's complement binary integer:

Command	POWER_GOOD_OFF															
	Linear, two's complement binary															
Format																
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	High Byte								Low Byte							
Default Value	0	0	0	0	0	1	0	0	0	1	0	1	0	0	1	0

The default value sets the power good turn off threshold to 1.08 V which maps to the 90% low threshold and 108% high threshold.

### TON\_RISE (61h)

The TON\_RISE command sets the time in ms, from when the output starts to rise until the voltage has entered the regulation band. There are several discreet settings that this command supports. Commanding a value other than one of these values results in the nearest supported value being selected.

The supported TON\_RISE times over PMBus are as follows. Note that the actual soft-start time is longer than the entered value. Typically the nominal value seen in operation is approximately 15% longer than the time entered.

- 600  $\mu$ s
- 900  $\mu$ s
- 1.2 ms
- 1.8 ms

## TPS40400

SLUS930A – APRIL 2011 – REVISED JULY 2011

[www.ti.com](http://www.ti.com)

- **2.7 ms (default value)**
- 4.2 ms
- 6.0 ms
- 9.0 ms

A value of 0 ms instructs the unit to bring its output voltage to the programmed regulation value as quickly as possible. The contents of this register can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE commands.

The TON\_RISE command is formatted as a linear mode two's complement binary integer.

Command	TON_RISE															
Format	Linear, two's complement binary															
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Exponent								Mantissa							
Default Value	1	1	1	0	0	0	0	0	0	0	1	0	1	0	1	1

### Exponent

–4 (dec), fixed.

### Mantissa

The upper two bits are fixed at 0.

The lower five bits are programmable with a default value of 43 (dec)

### STATUS\_BYTE (78h)

The STATUS\_BYTE command returns one byte of information with a summary of the most critical device faults. For TPS40400, 4 fault bits is flagged in this particular command: output over-voltage, output over-current, over-temperature, and output under-voltage. The STATUS\_BYTE reports communication faults in the CML bit. Other communication faults set the NONE OF THE ABOVE bit.

Command	STATUS_BYTE								
Format	Unsigned binary								
Bit Position	7	6	5	4	3	2	1	0	
Access	r	r	r	r	r	r	r	r	
Function	X	OFF	VOUT_OV	IOUT_OC	VIN_UV	TEMPERATURE	CML	NONE OF THE ABOVE	
Default Value	0	0	0	0	0	0	0	0	

A "1" in any of these bit positions indicates that:

#### OFF:

The device is not providing power to the output, regardless of the reason. In TPS40400, this flag means that the converter is not enabled.

#### VOUT\_OV:

An output overvoltage fault has occurred.

#### IOUT\_OC:

An output over current fault has occurred.

#### VIN\_UV:

An input undervoltage fault has occurred.

#### TEMPERATURE:

A temperature fault or warning has occurred.



**CML:**

A **C**ommunications, **M**emory or **L**ogic fault has occurred.

**NONE OF THE ABOVE:**

A fault or warning not listed in bit1 through bits 1-7 has occurred, for example an undervoltage condition or an over current warning condition

**STATUS\_WORD (78h)**

The STATUS\_WORD command returns two bytes of information with a summary of the device's fault/warning conditions. The low byte is identical to the STATUS\_BYTE above. The additional byte reports the warning conditions for output overvoltage and overcurrent, as well as the power good status of the converter.

Command	STATUS_WORD (low byte)							
Format	Unsigned binary							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r
Function	X	OFF	VOUT_OV	IOUT_OC	VIN_UV	TEMPERATURE	CML	NONE OF THE ABOVE
Default Value	0	x	0	0	0	0	0	0

A "1" in any of the low byte (STATUS\_BYTE) bit positions indicates that:

**OFF:**

The device is not providing power to the output, regardless of the reason. In TPS40400, this flag means that the converter is not enabled.

**VOUT\_OV:**

An output overvoltage fault has occurred.

**IOUT\_OC:**

An output over current fault has occurred.

**VIN\_UV:**

An input undervoltage fault has occurred.

**TEMPERATURE:**

A temperature fault or warning has occurred.

**CML:**

A **C**ommunications, **M**emory or **L**ogic fault has occurred.

**NONE OF THE ABOVE:**

A fault or warning not listed in bits 1-7 has occurred

Command	STATUS_WORD (high byte)							
Format	Unsigned binary							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r
Function	VOUT	IOUT/POUT	X	X	POWER_GOOD	X	X	X
Default Value	0	0	0	0	0	0	0	0

A "1" in any of the high byte bit positions indicates that:

**VOUT:**

An output voltage fault or warning has occurred

## TPS40400

SLUS930A – APRIL 2011 – REVISED JULY 2011

[www.ti.com](http://www.ti.com)

### IOUT/POUT:

An output current warning or fault has occurred. The PMBus specification states that this also applies to output power. TPS40400 does not support output power warnings or faults.

### POWER\_GOOD:

The power good signal is negated.

### STATUS\_VOUT (7Ah)

The STATUS\_VOUT command returns one byte of information relating to the status of the converter's output voltage related faults. The only bits of this register supported by TPS40400 are VOUT\_OV Fault and VOUT\_UV Fault.

Command	STATUS_VOUT							
Format	Unsigned binary							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r
Function	VOUT OV Fault	X	X	VOUT UV Fault	X	X	X	X
Default Value	0	0	0	0	0	0	0	0

A "1" in any of these bit positions indicates that:

#### VOUT OV Fault:

The device has seen the output voltage rise above the VOUT\_OV\_FAULT\_LIMIT threshold.

#### VOUT UV Fault:

The device has seen the output voltage fall below the VOUT\_UV\_FAULT\_LIMIT threshold.

### STATUS\_IOUT (7Bh)

The STATUS\_IOUT command returns one byte of information relating to the status of the converter's output current related faults. The only bits of this register supported by TPS40400 are IOUT\_OC Fault and IOUT\_OC Warning.

Command	STATUS_IOUT							
Format	Unsigned binary							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r
Function	IOUT_OV Fault	X	IOUT OC Warning	X	X	X	X	X
Default Value	0	0	0	0	0	0	0	0

A "1" in any of these bit positions indicates that:

#### IOUT\_OV Fault:

The device has seen the output current rise above the level set by IOUT\_OC\_FAULT\_LIMIT.

#### VOUT\_UV Fault:

The device has seen the output current rise relating to the level set by IOUT\_OC\_WARN\_LIMIT.

### STATUS\_TEMPERATURE (7Dh)

The STATUS\_TEMPERATURE command returns one byte of information relating to the status of the converter temperature related faults. The only bits of this register supported by TPS40400 are OT Fault and OT Warning.

Command	STATUS_TEMPERATURE							
Format	Unsigned binary							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r
Function	OT Fault	OT Warning	X	X	X	X	X	X
Default Value	0	0	0	0	0	0	0	0

A "1" in any of these bit positions indicates that:

**OT Fault:**

The device die temperature has exceeded the preset fault threshold.

**OT Warning:**

The device die temperature has exceeded the preset warning threshold.

### STATUS\_CML (7Eh)

The STATUS\_CML command returns one byte of information relating to the status of the converter's communication related faults. The bits of this register supported by TPS40400 are:

Invalid/Unsupported Command, Invalid/Unsupported Data, Packet Error Check Failed and Other Communication Fault.

Command	STATUS_CML							
Format	Unsigned binary							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r
Function	Invalid/Unsupported Command	Invalid/Unsupported Data	Packet Error Check Failed	X	X	X	Other Communication Fault	X
Default Value	0	0	0	0	0	0	0	0

A "1" in any of these bit positions indicates that:

**Invalid/Unsupported Command:**

An invalid or unsupported command has been received.

**Invalid/Unsupported Data**

Invalid or unsupported data has been received

**Packet Error Check Failed**

A packet has failed the CRC error check.

**Other Communication Fault**

Some other communication fault or error has occurred

# TPS40400

SLUS930A – APRIL 2011 – REVISED JULY 2011

[www.ti.com](http://www.ti.com)

## READ\_VIN (88h)

The READ\_VIN commands returns two bytes of data in the linear data format that represent the input voltage applied to the VDD pin of the controller. The data format is as follows:

Command	READ_VIN															
Format	Linear, two's complement binary															
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
Function	Exponent								Mantissa							
Default Value	1	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0

The input voltage is scaled before it reaches the internal analog to digital converter so that resolution of the input voltage read back is 31.25mV. The input voltage can be found using [Equation 25](#).

$$V_{IN} = \text{Mantissa} \times 2^{\text{Exponent}} \times (1 + \text{READ\_VIN\_CAL\_GAIN}) + \text{READ\_VIN\_CAL\_OFFSET} \quad (25)$$

### Exponent

Fixed at –5.

### Mantissa

The lower 10 bits are the result of the ADC conversion of the input voltage. The 11<sup>th</sup> bit is fixed at 0 because only positive numbers are considered valid.

READ\_VIN\_CAL\_GAIN comes from the MFR\_SPECIFIC\_06 command

READ\_VIN\_CAL\_OFFSET comes from the MFR\_SPECIFIC\_07 command

## READ\_VOUT (8Bh)

The READ\_VOUT commands returns two bytes of data in the linear data format that represent the output voltage of the controller. The output voltage is sensed at the ISNS- pin so voltage drop to the load is not accounted for. The data format is as follows:

Command	READ_VOUT															
Format	Linear, two's complement binary															
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
Function	Mantissa															
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The setting of the VOUT\_MODE affects the results of this command as well. In the TPS40400, VOUT\_MODE is set to linear mode with an exponent of –10 and cannot be altered. The output voltage can be found by:

$$V_{OUT} = \text{Mantissa} \times 2^{\text{Exponent}} \times (1 + \text{READ\_VOUT\_CAL\_GAIN}) + \text{READ\_VOUT\_CAL\_OFFSET} \quad (26)$$

### Exponent

Fixed at -10 by VOUT\_MODE

### Mantissa

Bits 13 (bit 5 in high order byte) through 4 are the result of the ADC conversion of the output voltage. The effective LSB using this scheme is 15.625 mV.

READ\_VOUT\_CAL\_GAIN is derived from the MFR\_SPECIFIC\_05 command

READ\_VOUT\_CAL\_OFFSET is derived from the MFR\_SPECIFIC\_04 command

### READ\_IOUT (8Ch)

The READ\_IOUT commands returns two bytes of data in the linear data format that represent the output current of the controller. The output current is sensed at the ISNS+ and ISNS– pins. The data format is as follows:

Command	READ_IOUT															
Format	Linear, two's complement binary															
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
Function	Exponent						Mantissa									
Default Value	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0

The output current is scaled before it reaches the internal analog to digital converter so that resolution of the output current read is 62.5 mA, though resolution may be less depending on the setting of IOUT\_CAL\_GAIN. The maximum value that can be reported is 64 A. It is mandatory that the IOUT\_CAL\_GAIN and IOUT\_CAL\_OFFSET parameters are sset correctly in order to obtain accurate results. The output current can be found by using [Equation 27](#).

$$I_{OUT} = \text{Mantissa} \times 2^{\text{Exponent}} \quad (27)$$

#### Exponent

Fixed at -4.

#### Mantissa

The lower 10 bits are the result of the ADC conversion of the input voltage. The 11<sup>th</sup> bit is fixed at 0 because only positive numbers are considered valid.

### PMBUS\_REVISION (98h)

The PMBUS\_REVISION command returns a single, unsigned binary byte that indicates that the TPS40400 is compliant with the 1.1 revision of the PMBus specification.

Command	PMBUS_REVISION							
Format	Unsigned binary							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r
Default Value	0	0	0	1	0	0	0	1

### MFR\_VIN\_MIN (A0h)

The MFR\_VIN\_MIN command returns a two-byte linear formatted result that indicates the minimum voltage from which the TPS40400 is able to convert power. The data is formatted as follows:

Command	MFR_VIN_MIN															
Format	Linear, two's complement binary															
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
Function	Exponent								Mantissa							
Default Value	1	1	1	1	0	0	0	0	0	0	0	0	1	1	0	0

The minimum input voltage can be found using [Equation 28](#).

$$V_{IN} = \text{Mantissa} \times 2^{\text{Exponent}} \quad (28)$$

This equates to 3 V when evaluated with the default values. The TPS40400 begins to convert power at a minimum input of 2.75-V.

# TPS40400

SLUS930A – APRIL 2011 – REVISED JULY 2011

[www.ti.com](http://www.ti.com)

## Exponent

Fixed at –2.

## Mantissa

Fixed at 12.

## MFR\_VIN\_MAX (A1h)

The MFR\_VIN\_MAX returns a two-byte linear formatted result that represents the maximum voltage that the TPS40400 is specified to operate at. The data is formatted as follows:

Command	MFR_VIN_MAX															
Format	Linear, two's complement binary															
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
Function	Exponent								Mantissa							
Default Value	1	1	1	1	0	0	0	0	0	1	0	1	0	0	0	0

The maximum input voltage can be found from:

$$V_{IN(\min)} = \text{Mantissa} \times 2^{\text{Exponent}} \quad (29)$$

This equals 20 V when evaluated with the default values.

## Exponent

Fixed at –2.

## Mantissa

Fixed at 80.

## MFR\_VOUT\_MIN (A4h)

This command returns a two byte result that represents the minimum output voltage the TPS40400 supports.

Command	MFR_VOUT_MIN															
Format	Linear, two's complement binary															
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
Function	Mantissa															
Default Value	0	0	0	0	0	0	1	0	0	1	1	0	0	1	1	0

The setting of the VOUT\_MODE affects the results of this command as well. In the TPS40400, VOUT\_MODE is set to linear mode with an exponent of -10 and cannot be altered. The minimum nominal output voltage can be found by:

$$V_{OUT(\max)} = \text{Mantissa} \times 2^{\text{Exponent}} \quad (30)$$

This equals to 600 mV using the pre-set values. Using VOUT\_TRIM, it is possible to adjust this voltage down to approximately 450 mV.

## Exponent

Fixed at –10.

## Mantissa

Fixed at 614.

### MFR\_VOUT\_MAX (A5h)

The command returns a two-byte result that represents the maximum output voltage that the TPS40400 supports.

Command	MFR_VOUT_MAX															
Format	Linear, two's complement binary															
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
Function	Mantissa															
Default Value	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0

The setting of the VOUT\_MODE affects the results of this command as well. In the TPS40400, VOUT\_MODE is set to linear mode with an exponent of –10 and cannot be altered. The maximum nominal output voltage can be found by:

$$V_{OUT(max)} = \text{Mantissa} \times 2^{\text{Exponent}} \quad (31)$$

This evaluates to 12 V using the pre-set values.

#### **Exponent**

Fixed at –10.

#### **Mantissa**

Fixed at 12288

### MFR\_SPECIFIC\_00 (D0h)

The MFR\_SPECIFIC\_00 command is used for storing arbitrary user data and for selecting a dead time or anti-cross conduction time for the TPS40400. The contents of this register can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE commands.

This command take a two byte unsigned binary argument as follows.

Command	MFR_SPECIFIC_00																
Format	Unsigned binary																
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
Function	USER_DATA								USER_DATA							WPE	DTC
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

#### **Dead Time Control setting (DTC)**

- 0: Fast. Dead time = ~25 ns
- 1: Slow. Dead time = ~ 50 ns

#### **WPE**

Write protect extension. Writing a 1 to this bit position permanently locks the following parameters:

- IOUT\_CAL\_GAIN
- IOUT\_CAL\_OFFSET
- FREQUENCY\_SWITCH
- IOUT\_OC\_FAULT\_LIMIT
- MFR\_SPECIFIC\_00

**NOTE**

Subsequent to setting the WPE bit, either a STORE\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE (for MFR\_SPECIFIC\_00) PMBus command must be issued in order to prevent the WPE bit from being cleared when the device is subjected to a reset-restart operation.

**MFR\_SPECIFIC\_01 (D1h)**

This command is used for trimming internal components of the TPS40400 and is not recommended for general use.

**MFR\_SPECIFIC\_02 (D2h)**

This command is used for trimming internal components of the TPS40400 and is not recommended for general use.

**MFR\_SPECIFIC\_03 (D3h)**

This command is used for trimming internal components of the TPS40400 and is not recommended for general use.

**MFR\_SPECIFIC\_04 (D4h)**

This command applies an offset to the READ\_VOUT command results to calibrate out offset errors in the on board measurement system. The contents of this register can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE commands.

Command	MFR_SPECIFIC_04															
Format	Linear, two's compliment binary															
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Access	r/w	r <sup>(1)</sup>	r <sup>(1)</sup>	r <sup>(1)</sup>	r <sup>(1)</sup>	r <sup>(1)</sup>	r <sup>(1)</sup>	r <sup>(1)</sup>	r <sup>(1)</sup>	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Mantissa															
Default Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

(1) Bits are sign extension only and are not otherwise programmable.

Default value: 0

$$\text{READ\_VOUT\_CAL\_OFFSET} = \text{Mantissa} \times 2^{\text{Exponent}}$$

- Exponent is fixed at  $2^{-10}$  by VOUT\_MODE
- LSB value is 975  $\mu\text{V}$
- Range -125 mV to 124 mV

(32)

**MFR\_SPECIFIC\_05 (D5h)**

This command applies a gain correction to the READ\_VOUT command results to calibrate out gain errors in the on board measurement system. The contents of this register can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE commands.

Command	MFR_SPECIFIC_05															
Format	Linear, two's compliment binary															
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Access	r <sup>(1)</sup>	r <sup>(1)</sup>	r <sup>(1)</sup>	r <sup>(1)</sup>	r <sup>(1)</sup>	r <sup>(1)</sup>	r <sup>(1)</sup>	r <sup>(1)</sup>	r <sup>(1)</sup>	r <sup>(1)</sup>	r <sup>(1)</sup>	r/w	r/w	r/w	r/w	r/w
Function	Exponent								Mantissa							
Default Value	1	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0

(1) Bits are sign extension only and are not otherwise programmable.



Default value: 0

$$\text{READ\_VOUT\_CAL\_GAIN} = \text{Mantissa} \times 2^{\text{Exponent}}$$

- Exponent is fixed at -8
- LSB value is 0.4%
- Range -0.125 to 0.121

(33)

### MFR\_SPECIFIC\_06 (D6h)

This command applies an offset to the READ\_VIN command results to calibrate out offset errors in the on board measurement system. The contents of this register can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE commands.

Command	MFR_SPECIFIC_06															
Format	Linear, two's compliment binary															
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Access	r <sup>(1)</sup>	r <sup>(1)</sup>	r <sup>(1)</sup>	r <sup>(1)</sup>	r <sup>(1)</sup>	r/w	r <sup>(1)</sup>	r <sup>(1)</sup>	r <sup>(1)</sup>	r <sup>(1)</sup>	r/w	r/w	r/w	r/w	r/w	r/w
Function	Exponent								Mantissa							
Default Value	1	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0

(1) Bits are sign extension only and are not otherwise programmable.

Default value: 0

$$\text{READ\_VIN\_CAL\_OFFSET} = \text{Mantissa} \times 2^{\text{Exponent}}$$

- Exponent is fixed at -5
- LSB value is 32mV
- Range -2vV to 1.968vV

(34)

### MFR\_SPECIFIC\_07 (D7h)

This command applies a gain correction to the READ\_VIN command results to calibrate out gain errors in the on board measurement system. The contents of this register can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL or STORE\_DEFAULT\_CODE commands.

Command	MFR_SPECIFIC_07															
Format	Linear, two's compliment binary															
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r/w	r <sup>(1)</sup>	r <sup>(1)</sup>	r <sup>(1)</sup>	r <sup>(1)</sup>	r <sup>(1)</sup>	r/w	r/w	r/w	r/w	r/w
Function	Exponent								Mantissa							
Default Value	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0

(1) Bits are sign extension only and are not otherwise programmable.

Default value: 0

$$\text{READ\_VIN\_CAL\_GAIN} = \text{Mantissa} \times 2^{\text{Exponent}}$$

- Exponent is fixed at -8
- LSB value is 0.4%
- Range -0.125V to 10.121

(35)

# TPS40400

SLUS930A – APRIL 2011 – REVISED JULY 2011

[www.ti.com](http://www.ti.com)

## MFR\_SPECIFIC\_44 (FCh)

This command returns a two byte unsigned binary 12-bit device identifier code and 4-bit revision code in the following format.

Command	MFR_SPECIFIC_44															
Format	Linear, two's complement binary															
Bit Position	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
Function	Identifier Code												Revision Code			
Default Value	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	1

This command is oriented toward providing similar information to the DEVICE\_ID command but for devices that do not support block read and write functions.

### Identifier Code

Fixed at 1 (dec)

### Revision Code

Starts at 0 and increments as revisions progress.

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS40400RHLR	QFN	RHL	24	3000	330.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1
TPS40400RHLT	QFN	RHL	24	250	180.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS40400RHRLR	QFN	RHL	24	3000	346.0	346.0	29.0
TPS40400RHRLT	QFN	RHL	24	250	190.5	212.7	31.8

# MECHANICAL DATA

RHL (R-PVQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - This drawing is subject to change without notice.
  - QFN (Quad Flatpack No-Lead) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
  - JEDEC MO-241 package registration pending.

## THERMAL PAD MECHANICAL DATA

RHL (S-PVQFN-N24)


PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206363-4/K 01/11

NOTE: All linear dimensions are in millimeters

RHL (R-PVQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
RF/IF and ZigBee® Solutions	<a href="http://www.ti.com/lprf">www.ti.com/lprf</a>

### Applications

Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Transportation and Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
Wireless	<a href="http://www.ti.com/wireless-apps">www.ti.com/wireless-apps</a>

TI E2E Community Home Page

[e2e.ti.com](http://e2e.ti.com)

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2011, Texas Instruments Incorporated