



Sample &

Buv







SN74LVC2G04

1.41 mm × 0.91 mm

SCES195N - APRIL 1999-REVISED AUGUST 2015

SN74LVC2G04 Dual Inverter Gate

1 Features

- Available in the Texas Instruments NanoFree[™] Package
- Supports 5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 4.1 ns at 3.3 V
- Low Power Consumption, 10-µA Max I_{CC}
- ±24-mA Output Drive at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, T_{A} = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot) >2 V at V_{CC} = 3.3 V, T_A = 25°C
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

2 Applications

- IP Phones: Wired and Wireless
- **Optical Modules**
- Optical Networking: EPON and Video Over Fiber
- Point-to-Point Microwave Backhaul
- Power: Telecom DC/DC Module: Analog and Digital
- Private Branch Exchanges (PBX)
- **TETRA Base Exchanges**
- **Telecom Base Band Units**
- Telecom Shelters: Power Distribution Units (PDU), Power Monitoring Units (PMU), Wireless Battery Monitoring, Remote Electrical Tilt Units (RET), Remote Radio Units (RRU), Tower Mounted

Amplifiers (TMA)

Tools &

Software

- Vector Signal Analyzers and Generators
- Video Converencing: IP-Based HD
- WiMAX and Wireless Infrastructure Equipment
- Wireless Communications Testers and Wireless Repeaters
- xDSL Modems and DSLAM

3 Description

SN74LVC2G04YZP

This dual inverter is designed for 1.65-V to 5.5-V V_{CC} operation. The SN74LVC2G04 device performs the Boolean function $Y = \overline{A}$.

NanoFree package technology is major а breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.


Device Information ⁽¹⁾				
PART NUMBER PACKAGE BODY SIZE (NOI				
SN74LVC2G04DBV	SOT-23 (6)	2.90 mm × 1.60 mm		
SN74LVC2G04DCK	SC70 (6)	2.00 mm × 1.25 mm		
SN74LVC2G04DRL	SOT (6)	1.60 mm × 1.20 mm		

Device Information(1)

(1) For all available packages, see the orderable addendum at the end of the datasheet.

DSBGA (6)

Logic Diagram (Positive Logic)





1 2 3

4 5 6

7 8

Table of Contents

Feat	tures	1
Арр	lications	1
Des	cription	1
Rev	ision History	2
Pin	Configuration and Functions	3
Spe	cifications	4
6.1	Absolute Maximum Ratings	4
6.2	ESD Ratings	4
6.3	Recommended Operating Conditions	4
6.4	Thermal Information	5
6.5	Electrical Characteristics	5
6.6	Switching Characteristics	6
6.7	Operating Characteristics	6
6.8	Typical Characteristics	6
Para	ameter Measurement Information	7
Deta	ailed Description	8
8.1	Overview	8

	8.2	Functional Block Diagram	8
	8.3	Feature Description	8
	8.4	Device Functional Modes	
9	App	lication and Implementation	
	9.1	Application Information	9
	9.2	Typical Application	9
10	Pow	ver Supply Recommendations	10
11	Lay	out	11
	11.1	Layout Guidelines	11
	11.2	Layout Example	11
12	Dev	ice and Documentation Support	12
	12.1	Documentation Support	12
	12.2	Community Resources	12
	12.3	Trademarks	12
	12.4	Electrostatic Discharge Caution	12
	12.5	Glossary	12
13		hanical, Packaging, and Orderable mation	12

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision M (November 2013) to Revision N


Description section, Device Functional Modes, Application and Implementation section, Power Supply	Page	
•	Recommendations section, Layout section, Device and Documentation Support section, and Mechanical,	1


С	Changes from Revision L (January 2007) to Revision M				
•	Updated document to new TI data sheet format		1		

•	Added ESD warning Updated operating temperature range.	. 4 1
	opulated operating temperature range.	



5 Pin Configuration and Functions





YZP Package 6-Pin DSBGA Bottom View

2A	0340	2Y
GND	0250	V_{CC}
1A	0160	1Y

Pin Functions⁽¹⁾

PIN		I/O	DESCRIPTION		
NAME	NO.	10	DESCRIPTION		
1A	1	Ι	Inverter 1 input		
1Y	6	0	Inverter 1 output		
2A	3	Ι	Inverter 2 input		
2Y	4	0	Inverter 2 output		
GND	2		Ground		
V _{CC}	5	—	Power		

(1) See Mechanical, Packaging, and Orderable Information for dimensions.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage		-0.5	6.5	V
VI	Input voltage ⁽²⁾		-0.5	6.5	V
Vo	Voltage applied to any output in the high-	impedance or power-off state ⁽²⁾	-0.5	6.5	V
Vo	Voltage applied to any output in the high	or low state ⁽²⁾⁽³⁾	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V ₀ < 0		-50	mA
l _o	Continuous output current			±50	mA
	Continuous current through V_{CC} or GND			±100	mA
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V_{CC} is provided in the recommended operating conditions table.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	+2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left(2\right) }$	+1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

See (1).

			MIN	MAX	UNIT
V	Supply voltage	Operating	1.65	5.5	V
V _{CC}		Data retention only	1.5		v
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$		
V	High lovel input veltage	V_{CC} = 2.3 V to 2.7 V	1.7		V
VIH	High-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	2		v
		V_{CC} = 4.5 V to 5.5 V	$0.7 \times V_{CC}$		
	Low-level input voltage	V_{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
V		V_{CC} = 2.3 V to 2.7 V		0.7	V
VIL		$V_{CC} = 3 V \text{ to } 3.6 V$		0.8	
		V_{CC} = 4.5 V to 5.5 V		$0.3 \times V_{CC}$	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 1.65 V		-4	
		$V_{CC} = 2.3 V$		-8	
I _{OH}	High-level output current	V 2V		-16	mA
		$V_{CC} = 3 V$		-24	
		$V_{CC} = 4.5 V$		-32	

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



Recommended Operating Conditions (continued)

See (1).

			MIN	MAX	UNIT
I _{OL} Low-level output current	V _{CC} = 1.65 V		4		
	Low-level output current	V _{CC} = 2.3 V		8	
		N 2 N		16	mA
		$V_{CC} = 3 V$		24	
		V _{CC} = 4.5 V		32	
	Input transition rise or fall rate	$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$		20	
Δt/Δv		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		10	ns/V
		$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$		5	
T _A	Operating free-air temperature		-40	125	°C

6.4 Thermal Information

			SN74LVC2G04						
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	DCK (SC70)	DRL (SOT)	YZP (DSBGA)	UNIT			
		6 PINS	6 PINS	6 PINS	6 PINS				
R_{\thetaJA}	Junction-to-ambient thermal resistance	165	259	142	123	°C/W			

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT	
		I _{OH} = -100 μA	1.65 V to 5.5 V	$V_{CC} - 0.1$				
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2				
		$I_{OH} = -8 \text{ mA}$	2.3 V	1.9			V	
V _{OH}		$I_{OH} = -16 \text{ mA}$	- 3 V	2.4			v	
		$I_{OH} = -24 \text{ mA}$	3 V	2.3				
		$I_{OH} = -32 \text{ mA}$	= -32 mA 4.5 V 3.8					
		I _{OL} = 100 μA	1.65 V to 5.5 V	(
		$I_{OL} = 4 \text{ mA}$	1.65 V			0.45		
v		$I_{OL} = 8 \text{ mA}$	2.3 V	0		0.3	v	
V _{OL}		I _{OL} = 16 mA	2.14			0.4	v	
		I _{OL} = 24 mA	- 3 V		0.55			
		I _{OL} = 32 mA	4.5 V			0.55		
I _I	A inputs	$V_{I} = 5.5 V \text{ or GND}$	0 to 5.5 V			±5	μA	
I _{off}		$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$	0			±10	μA	
I _{CC}		$V_{I} = 5.5 \text{ V or GND}, I_{O} = 0$	1.65 V to 5.5 V			10	μA	
ΔI _{CC}		One input at V _{CC} $-$ 0.6 V, Other inputs at V _{CC} or GND	3 V to 5.5 V			500	μA	
Ci		$V_I = V_{CC}$ or GND, -40°C to 85°C	3.3 V		3.5		pF	

(1) All typical values are at V_{CC} = 3.3 V, $T_A = 25^{\circ}C$.

SN74LVC2G04

SCES195N-APRIL 1999-REVISED AUGUST 2015

www.ti.com

6.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 5 V ± 0.5 V		UNIT
		(001F01)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
			-40°C to 85°C	3.1	8	1.5	4.4	1.2	4.1	1	3.2	ns
τ _{pd}	A	Ť	-40°C to 125°C	3.1	8	1.5	4.9	1.2	4.6	1	3.7	ns

6.7 Operating Characteristics

 $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V	V_{CC} = 2.5 V	V _{CC} = 3.3 V	$V_{CC} = 5 V$	UNIT
		TY TY		ТҮР	TYP	ТҮР	UNIT
\mathbf{C}_{pd}	Power dissipation capacitance	f = 10 MHz	14	14	14	16	pF

6.8 Typical Characteristics






SN74LVC2G04 SCES195N – APRIL 1999 – REVISED AUGUST 2015


VI

7 Parameter Measurement Information



TEST	S1
t _{PLH} /t _{PHL} t _{PLZ} /t _{PZL}	Open V _{LOAD}
t _{PHZ} /t _{PZH}	GND

	INPUTS		N	N	•	-	N
V _{CC}	VI	t _r /t _f	VM	V _{LOAD}	CL	RL	VD
1.8 V ± 0.15 V	V _{CC}	≤2 ns	V _{CC} /2	2 × V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V ± 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	2 × V _{CC}	30 pF	500 Ω	0.15 V
3.3 V ± 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
5 V ± 0.5 V	Vcc	≤2.5 ns	V _{CC} /2	$2 \times V_{CC}$	50 pF	500 Ω	0.3 V



NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR≤ 10 MHz, Z_O = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- D. The outputs are measured one at a time, with one transition
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms

SN74LVC2G04 SCES195N – APRIL 1999 – REVISED AUGUST 2015




8 Detailed Description

8.1 Overview

The SN74LVC2G04 contains two identical inverters that operate from 1.65-V to 5.5-V V_{CC}. Each inverter has a balanced output capable of outputting 32 mA at V_{CC} = 4.5 V. The overvoltage tolerant inputs allow for down-translation of up to 6.5 V, and the partial power-off feature ensures that the inputs and outputs can be any value from -0.5 V to 6.5 V when V_{CC} is 0 V

8.2 Functional Block Diagram



8.3 Feature Description

NanoFree package technology is a major breakthrough in IC packaging concepts, using the die as the package. This device supports 5-V V_{CC} operation and up to 5.5-V inputs. It has a low propagation delay of only 4.1 ns at 3.3 V.

Power consumption is low with only 10- μ A Max I_{CC}. Balanced drive output at 3.3 V can put out ±24-mA.

Typical output ground bounce is less than 0.8 V at 3.3-V V_{CC} and typical output undershoot is greater than 2 V at 3.3-V V_{CC} .

This device supports partial-power-down mode operation.

8.4 Device Functional Modes

Table 1 lists the functional modes of the SN74LVC2G04.

Table 1. Function Table (Each Inverter)

INPUT A	OUTPUT Y
Н	L
L	Н

8



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74LVC2G04 contains two logic inverters. It can be used in a wide variety of applications, with this being one example. Because this part has overvoltage tolerant inputs, it can be used for down translating logic levels. This example explains the method used for down-translating with this logic gate.

9.2 Typical Application




Figure 3. Application Schematic

9.2.1 Design Requirements

The inputs, X and Y in Figure 3, to this device can be any value from -0.5 V to 6.5 V, according to *Absolute Maximum Ratings*. Because the input limits are not associated with V_{CC}, down-translation is simple. The output voltage is selected with V_{CC}, and so long as the input logic voltage is larger than V_{IH}, found in *Recommended Operating Conditions*, the output will trigger properly.

9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
 - For rise time and fall time specifications, see ($\Delta t/\Delta V$) in the *Recommended Operating Conditions* table.
 - For specified high and low levels, see (V_{IH} and V_{IL}) in the *Recommended Operating Conditions* table.
 - Inputs are overvoltage tolerant allowing them to go as high as (V₁ max) in the *Recommended* Operating Conditions table at any valid V_{CC}.
- 2. Recommend Output Conditions
 - Load currents should not exceed (I_O max) per output and should not exceed total current (continuous current through V_{CC} or GND) for the part. These limits are located in the *Absolute Maximum Ratings* table.
 - Outputs should not be pulled above V_{CC}.

SN74LVC2G04

SCES195N-APRIL 1999-REVISED AUGUST 2015



Typical Application (continued)

9.2.3 Application Curve

There is a slight delay from input to output in addition to the voltage change. Figure 4 shows the expected output of the SN74LVC2G04 when an input is switched from 0 to 5 V and V_{CC} is set at 1.8 V. With V_{CC} set to 1.8 V, the output switches at 1.17 V ($0.65 \times V_{CC}$), and therefore the input can be anything from 1.18 V up to 6.5 V and the SN74LVC2G04 will work perfectly.




Figure 4. Simulated Voltage Down-Translation from 5-V Input to 1.8-V Output With t_{pd} = 3.4 ns.

10 Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply a 0.1- μ F capacitor is recommended and if there are multiple V_{CC} pins then a 0.01- μ F or 0.022- μ F capacitor is recommended for each power pin. It is ok to parallel multiple bypass caps to reject different frequencies of noise. 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.



11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 5 are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient.

11.2 Layout Example




Figure 5. Layout Diagram

TEXAS INSTRUMENTS

www.ti.com

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following: Implications of Slow or Floating CMOS Inputs, SCBA004

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

NanoFree, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



24-Jan-2015

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC2G04DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(C042 ~ C045 ~ C04F ~ C04K ~ C04R)	Samples
SN74LVC2G04DBVRE4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C04F	Samples
SN74LVC2G04DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C04F	Samples
SN74LVC2G04DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(C042 ~ C045 ~ C04F ~ C04K ~ C04R)	Samples
SN74LVC2G04DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C04F	Samples
SN74LVC2G04DCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CC5 ~ CCF ~ CCK ~ CCR)	Samples
SN74LVC2G04DCKRE4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CC5 ~ CCF ~ CCK ~ CCR)	Samples
SN74LVC2G04DCKRG4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CC5 ~ CCF ~ CCK ~ CCR)	Samples
SN74LVC2G04DCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CC5 ~ CCF ~ CCK ~ CCR)	Samples
SN74LVC2G04DCKTG4	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CC5 ~ CCF ~ CCK ~ CCR)	Samples
SN74LVC2G04DRLR	ACTIVE	SOT	DRL	6	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CC7 ~ CCR)	Samples
SN74LVC2G04DRLRG4	ACTIVE	SOT	DRL	6	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CC7 ~ CCR)	Samples
SN74LVC2G04YZPR	ACTIVE	DSBGA	YZP	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	(CC7 ~ CCN)	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs. **LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



24-Jan-2015

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC2G04 :

Enhanced Product: SN74LVC2G04-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC2G04DBVR	SOT-23	DBV	6	3000	178.0	9.2	3.3	3.2	1.55	4.0	8.0	Q3
SN74LVC2G04DBVR	SOT-23	DBV	6	3000	180.0	9.2	3.17	3.23	1.37	4.0	8.0	Q3
SN74LVC2G04DBVRG4	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC2G04DBVT	SOT-23	DBV	6	250	178.0	9.2	3.3	3.2	1.55	4.0	8.0	Q3
SN74LVC2G04DBVT	SOT-23	DBV	6	250	180.0	9.2	3.17	3.23	1.37	4.0	8.0	Q3
SN74LVC2G04DBVTG4	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC2G04DCKR	SC70	DCK	6	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC2G04DCKR	SC70	DCK	6	3000	180.0	9.2	2.3	2.55	1.2	4.0	8.0	Q3
SN74LVC2G04DCKT	SC70	DCK	6	250	180.0	9.2	2.3	2.55	1.2	4.0	8.0	Q3
SN74LVC2G04DCKT	SC70	DCK	6	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC2G04DRLR	SOT	DRL	6	4000	180.0	9.5	1.78	1.78	0.69	4.0	8.0	Q3
SN74LVC2G04DRLR	SOT	DRL	6	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
SN74LVC2G04YZPR	DSBGA	YZP	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

23-Jan-2015



*All dimensions are nominal											
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)				
SN74LVC2G04DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0				
SN74LVC2G04DBVR	SOT-23	DBV	6	3000	182.0	182.0	20.0				
SN74LVC2G04DBVRG4	SOT-23	DBV	6	3000	180.0	180.0	18.0				
SN74LVC2G04DBVT	SOT-23	DBV	6	250	180.0	180.0	18.0				
SN74LVC2G04DBVT	SOT-23	DBV	6	250	205.0	200.0	33.0				
SN74LVC2G04DBVTG4	SOT-23	DBV	6	250	180.0	180.0	18.0				
SN74LVC2G04DCKR	SC70	DCK	6	3000	180.0	180.0	18.0				
SN74LVC2G04DCKR	SC70	DCK	6	3000	205.0	200.0	33.0				
SN74LVC2G04DCKT	SC70	DCK	6	250	205.0	200.0	33.0				
SN74LVC2G04DCKT	SC70	DCK	6	250	180.0	180.0	18.0				
SN74LVC2G04DRLR	SOT	DRL	6	4000	184.0	184.0	19.0				
SN74LVC2G04DRLR	SOT	DRL	6	4000	202.0	201.0	28.0				
SN74LVC2G04YZPR	DSBGA	YZP	6	3000	220.0	220.0	35.0				

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
 - A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
 - E Falls within JEDEC MO-178 Variation AB, except minimum lead width.



DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AB.



DRL (R-PDSO-N6)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. B. This drawing is subject to change without notice.


🖄 Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.

D. JEDEC package registration is pending.



YZP (R-XBGA-N6)

DIE-SIZE BALL GRID ARRAY



- Α.
- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.




YZP0006



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

NanoFree Is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. NanoFree[™] package configuration.



YZP0006

EXAMPLE BOARD LAYOUT

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).



YZP0006

EXAMPLE STENCIL DESIGN

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated