

September 1986 Revised February 2000

DM74ALS10A Triple 3-Input NAND Gate

General Description

This device contains three independent gates, each of which performs the logic NAND function.

Features


- Switching specifications at 50 pF
- \blacksquare Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts

Ordering Code:

Order Number	Package Number	Package Description
DM74ALS10AM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74ALS10ASJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74ALS10AN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Function Table

 $Y = \overline{ABC}$

Inputs			Output		
Α	В	С	Y		
X	Х	L	Н		
X	L	X	Н		
L	X	X	Н		
Н	Н	Н	L		

- H = HIGH Logic Level
- L = LOW Logic Level
- X = Either LOW or HIGH Logic Level

Absolute Maximum Ratings(Note 1)

Supply Voltage 7V Input Voltage 7V Operating Free Air Temperature Range 0°C to +70°C

Operating Free Air Temperature Range 0°C to $+70^{\circ}\text{C}$ Storage Temperature Range -65°C to $+150^{\circ}\text{C}$

Typical θ_{JA}

N Package 86.5°C/W M Package 116.0°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
I _{OH}	HIGH Level Output Current			-0.4	mA
I _{OL}	LOW Level Output Current			8	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics


over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_I = -18 \text{ mA}$				-1.5	V
V _{OH}	HIGH Level	$I_{OH} = -0.4 \text{ mA}$					V
	Output Voltage	$V_{CC} = 4.5V \text{ to } 5.5V$		V _{CC} – 2			V
V _{OL}	LOW Level	V _{CC} = 4.5V	$I_{OL} = 4 \text{ mA}$		0.25	0.4	V
	Output Voltage		$I_{OL} = 8 \text{ mA}$		0.35	0.5	V
l _l	Input Current @ Max	$V_{CC} = 5.5V, V_{IH} = 7V$	1			0.1	0.1 mA
	Input Voltage	v _{CC} = 5.5 v, v _{IH} = 7 v				0.1	
I _{IH}	HIGH Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
I _{IL}	LOW Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.1	mA
Io	Output Drive Current	$V_{CC} = 5.5V$	$V_0 = 2.25V$	-30		-112	mA
I _{CC}	Supply Current	V _{CC} = 5.5V	Outputs HIGH		0.32	0.6	mA
			Outputs LOW		1.7	2.4	mA


Switching Characteristics

over recommended operating free air temperature range

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time	V _{CC} = 4.5V to 5.5V	2	11	ns
	LOW-to-HIGH Level Output	$R_L = 500\Omega$			
t _{PHL}	Propagation Delay Time	$C_L = 50 \text{ pF}$	2	10	ns
	HIGH-to-LOW Level Output				



14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M14A



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770(18.80 - 19.56)0.090 (2.286) 14 13 12 11 10 9 8 14 13 12 0.250 ± 0.010 PIN NO. 1 IDENT PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA 0.030 MAX (0.762) DEPTH OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320 $\overline{(7.620 - 8.128)}$ 0.065 $\frac{0.145 - 0.200}{(3.683 - 5.080)}$ 0.060 4° TYP Optional (1.524) (1.651) $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508) 0.125 - 0.150 0.075 ± 0.015 $\overline{(3.175 - 3.810)}$ 0.280 (1.905 ± 0.381) (7.112) MIN 0.014 - 0.0230.100 ± 0.010 (2.540 ± 0.254) TYP (0.356 - 0.584) $\frac{0.050\pm0.010}{(1.270-0.254)}$ TYP 0.325 ^{+0.040} -0.015

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 $8.255 + 1.016 \\ -0.381$

www.fairchildsemi.com

N144 (REV.E)