

www.ti.com


# 24-V Input Voltage, 150-mA, Ultralow I<sub>Q</sub> Low-Dropout Regulators

### FEATURES

- Wide Input Voltage Range: 2.5 V to 24 V
- Low 3.2-µA Quiescent Current
- Ground Pin Current: 3.4 µA at 100-mA IOUT
- Stable with Any Capacitor (> 0.47 µF)
- Operating Junction Temperature: -40°C to +125°C
- Available in SOT23-5 Package
  - See Package Option Addendum at end of this document for complete list of available voltage options

### **APPLICATIONS**

- Ultralow Power Microcontrollers
- E-Meters
- Fire Alarms/Smoke Detector Systems
- Handset Peripherals
- Industrial/Automotive Applications
- Remote Controllers
- Zigbee<sup>™</sup> Networks
- PDAs
- Portable, Battery-Powered Equipment




### DESCRIPTION

The TLV704xx series of low dropout (LDO) regulators are ultralow quiescent current devices designed for extremely power-sensitive applications. Quiescent current is virtually constant over the complete load current and ambient temperature range. These devices are an ideal power management attachment to low-power microcontrollers, such as the MSP430.

The TLV704xx operate over a wide operating input voltage of 2.5 V to 24 V. Thus, it is an excellent choice for both battery-powered systems as well as industrial applications that see large line transients.

The TLV704xx is available in a 3-mm × 3-mm SOT23-5 package, which is ideal for cost-effective board manufacturing.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Zigbee is a trademark of ZigBee Alliance.

All other trademarks are the property of their respective owners.



### SBVS148C -OCTOBER 2010-REVISED AUGUST 2011

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PRODUCT V <sub>OUT</sub>								
TLV704 <b>xxyyyz</b>	XX is nominal output voltage (for example 33 = 3.3 V) YYY is Package Designator Z is Package Quantity							

### - (4)

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the (1)device product folder at www.ti.com.

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Over operating free-air temperature range, unless otherwise noted.

		VALU	E	UNIT
		MIN	MAX	
Voltage <sup>(2)</sup>	IN	-0.3	24	V
Current source	OUT	Internally li	mited	
Tomporatura	Operating junction, T <sub>J</sub>	-40	+150	°C
Temperature	Storage, T <sub>stg</sub>	-65	+150	°C
Electrostatio Discharge Dation <sup>(3)</sup>	Human body model (HBM) QSS 009-105 (JESD22-A114A)		2	kV
Electrostatic Discharge Rating <sup>(3)</sup>	Charge device model (CDM) QSS 009-147 (JESD22-C101B.01)		500	V

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.

All voltages are with respect to network ground terminal.

ESD testing is performed according to the respective JESD22 JEDEC standard. (3)

### THERMAL INFORMATION

		TLV70433DBV	
	THERMAL METRIC <sup>(1)</sup>	DBV	UNITS
		5 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	213.1	
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance	110.9	
$\theta_{JB}$	Junction-to-board thermal resistance	97.4	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	22.0	C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	78.4	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	n/a	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

### POWER DISSIPATION RATING TABLE

BOARD	PACKAGE	$R_{\theta JA}$	T <sub>A</sub> ≤ 25°C POWER RATING	T <sub>A</sub> = +70°C POWER RATING	T <sub>A</sub> = +85°C POWER RATING
High-K <sup>(1)</sup>	DBV	213.1 °C/W	470 mW	258 mW	188 mW

The JEDEC High-K (2s2p) board design used to derive this data was a 3-inch × 3-inch, multilayer board with 1-ounce internal power (1)and ground planes and 2-ounce copper traces on top and bottom of the board.

Texas Instruments

SBVS148C-OCTOBER 2010-REVISED AUGUST 2011

### www.ti.com


### **ELECTRICAL CHARACTERISTICS**

All values are at  $T_A = +25^{\circ}C$ ,  $V_{IN} = V_{OUT(nom)} + 1 V$ ,  $I_{OUT} = 1 mA$ , and  $C_{OUT} = 1 \mu F$ , unless otherwise noted.

			TI				
PARAMETER		TEST	<b>CONDITIONS</b>	MIN	ТҮР	MAX	UNIT
M	Input voltage range					24	V
Vo	Output voltage range			1.2		5	V
V <sub>OUT</sub>	DC output accuracy			-2		2	%
$\Delta V_O$ for $\Delta V_{IN}$	Line regulation	V <sub>OUT(NOM</sub>	) + 1 V < V <sub>IN</sub> < 24 V		20	50	mV
$\Delta V_O$ for $\Delta I_{OUT}$			0 mA < I <sub>OUT</sub> < 10 mA		10		mV
		V <sub>OUT</sub> ≤ 3.3 V	0 mA < I <sub>OUT</sub> < 50 mA		25		mV
	Load regulation		0 mA < I <sub>OUT</sub> < 100 mA		33	50	mV
		V <sub>OUT</sub> ≥ 3.3 V	0 mA < I <sub>OUT</sub> < 10 mA		7		mV
			0 mA < I <sub>OUT</sub> < 50 mA		35		mV
			0 mA < I <sub>OUT</sub> < 100 mA		50	75	mV
		ار	<sub>DUT</sub> = 10 mA		75		mV
V <sub>DO</sub>	Dropout voltage <sup>(1)</sup>	ار	<sub>DUT</sub> = 50 mA		400		mV
		ا <sub>0</sub>	<sub>UT</sub> = 100 mA		850	1100	mV
I <sub>CL</sub>	Output current limit	,	V <sub>OUT</sub> = 0 V	160		1000	mA
	Orașe din în server a f	I	<sub>OUT</sub> = 0 mA		3.2	4.5	μA
I <sub>GND</sub>	Ground pin current	I <sub>O</sub>	<sub>UT</sub> = 100 mA		3.4	5.5	μA
PSRR	Power-supply rejection ratio	f = 100 kHz, C <sub>OUT</sub> = 10 μF			60		dB
TJ	Operating junction temperature			-40		+125	°C

(1)  $V_{IN} = V_{OUT(NOM)} - 0.1 V.$ 

### FUNCTIONAL BLOCK DIAGRAM




### **Table 1. Pin Descriptions**

TLV7	'04xx	
NAME	DBV	DESCRIPTION
GND	1	Ground
IN	2	Unregulated input voltage.
OUT	3	Regulated output voltage. Any capacitor greater than 1 µF between this pin and ground is needed for stability.
NC	4, 5	No connection. This pin can be left open or tied to ground for improved thermal performance.

Output Voltage (V)

Dropout Voltage (mV)



**TYPICAL CHARACTERISTICS** 

www.ti.com

150

3.3

NSTRUMENTS

ÈXAS


LOAD REGULATION

Figure 6.



#### SBVS148C-OCTOBER 2010-REVISED AUGUST 2011











Figure 9.















POWER-UP/POWER-DOWN

Figure 12.

SBVS148C -OCTOBER 2010-REVISED AUGUST 2011





www.ti.com

### **APPLICATION INFORMATION**

The TLV704xx series belong to a family of ultralow  $I_Q$  LDO regulators.  $I_Q$  remains fairly constant over the complete output load current and temperature range. The devices are ensured to operate over a temperature range of  $-40^{\circ}$ C to  $+125^{\circ}$ C.

# INPUT AND OUTPUT CAPACITOR REQUIREMENTS

The TLV704 requires a  $1-\mu F$  or larger capacitor connected between OUT and GND for stability. Ceramic or tantalum capacitors can be used. Larger value capacitors result in better transient and noise performance.

Although an input capacitor is not required for stability, when a  $0.1-\mu$ F or larger capacitor is placed between IN and GND, it counteracts reactive input sources and improves transient and noise performance. Higher value capacitors are necessary if large, fast rise time load transients are anticipated.

### **BOARD LAYOUT RECOMMENDATIONS**

Input and output capacitors should be placed as close to the device pins as possible. To avoid interference of noise and ripple on the board, it is recommended that the board be designed with separate ground planes for  $V_{\rm IN}$  and  $V_{\rm OUT}$ , with the ground plane connected only at the device GND pin. In addition, the ground connection for the output capacitor should be connected directly to the device GND pin.

# POWER DISSIPATION AND JUNCTION TEMPERATURE

To ensure reliable operation, worst-case junction temperature should not exceed +125°C. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{D(max)}$ , and the actual dissipation,  $P_D$ , which must be less than or equal to  $P_{D(max)}$ .

The maximum power dissipation limit is determined using Equation 1:

$$\mathsf{P}_{\mathsf{D}(\mathsf{max})} = \frac{\mathsf{T}_{\mathsf{J}}\mathsf{max} - \mathsf{T}_{\mathsf{A}}}{\mathsf{R}_{\mathsf{\theta}\mathsf{J}\mathsf{A}}} \tag{1}$$

where:

 $T_{\text{J}}\text{max}$  is the maximum allowable junction temperature.

 $R_{\theta JA}$  is the thermal resistance junction-to-ambient for the package (see the Power Dissipation Rating table).

 $T_A$  is the ambient temperature.

The regulator dissipation is calculated using Equation 2:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(2)

Power dissipation resulting from quiescent current is negligible.

### **REGULATOR PROTECTION**

The TLV704xx series of LDO regulators use a PMOS-pass transistor that has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (for example, during power-down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate.

The TLV704xx features internal current limiting. During normal operation, the TLV704xx limits output current to approximately 250 mA. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. Take care not to exceed the rated maximum operating junction temperature of +125°C. Continuously running the device under conditions where the junction temperature exceeds +125°C degrades device reliability.

The ability to remove heat from the die is different for each package type, presenting different considerations in the printed circuit board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC high-K boards are given in the Power Dissipation Rating table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves heatsink effectiveness. Power dissipation depends on input voltage and load conditions. Power dissipation (P<sub>D</sub>) is equal to the product of the output current and the voltage drop across the output pass element, as shown in Equation 2.

### PACKAGE MOUNTING

Solder pad footprint recommendations for the TLV704xx are available from the Texas Instruments web site at www.ti.com through the TLV704 series product folders. The recommended land pattern for the DBV package is appended to this data sheet.

### **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	hanges from Revision B (November, 2010) to Revision C	Page
•	Revised document to reflect PK package option removal	1
•	Removed SOT89 (PK) package from front-page figure	1
•	Revised Thermal Information table and Power Dissipation Rating table	2
•	Added load regulation specifications for $V_{OUT} \ge 3.3 V$	3
•	Deleted PK package information from <i>Pin Descriptions</i> table	3
•	Removed Figure 15 and Figure 16	7

### Changes from Revision A (October, 2010) to Revision B

•	Updated document to reflect availability of PK package option	1
	Corrected typo in front-page figure	
	Changed <i>Pin Descriptions</i> table to correct pin numbering for PK package option	
•	Revised Typical Characteristics section; added and removed graphs	4
•	Updated format of Application Information section	7
•	Added Package Mounting section and	7

ÈXAS

**ISTRUMENTS** 

www.ti.com

### Page



11-Apr-2013

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish		Op Temp (°C)	Top-Side Markings	Samples
TLV70430DBVR	(1) ACTIVE	SOT-23	DBV	5	3000	(2) Green (RoHS & no Sb/Br)	CU NIPDAU	(3) Level-1-260C-UNLIM	-40 to 125	(4) QUQ	Samples
TLV70430DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	QUQ	Samples
TLV70433DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PAO	Samples
TLV70433DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PAO	Samples
TLV70436DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PAW	Samples
TLV70436DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PAW	Samples
TLV70450DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PAX	Samples
TLV70450DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PAX	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

### PACKAGE OPTION ADDENDUM

11-Apr-2013

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV70430DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV70430DBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV70433DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV70433DBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV70436DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV70436DBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV70450DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV70450DBVT	SOT-23	DBV	5	250	178.0	8.4	3.3	3.2	1.4	4.0	8.0	Q3

Texas Instruments

www.ti.com

## PACKAGE MATERIALS INFORMATION

15-Feb-2014



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV70430DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV70430DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV70433DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV70433DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV70436DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV70436DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV70450DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV70450DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
  - This drawing is subject to change without notice. Β.
  - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. C.
  - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated