# Dual Supply Octal Translating Transceiver


## with 3-State Outputs

The 74LVX4245 is a 24-pin dual-supply, octal translating transceiver that is designed to interface between a 5.0 V bus and a 3.0 V bus in a mixed 3.0 V / 5.0 V supply environment such as laptop computers using a 3.3 V CPU and 5.0 V LCD display. The A port interfaces with the 5V bus; the B port interfaces with the 3.0 V bus.


The Transmit/Receive  $(T/\overline{R})$  input determines the direction of data flow. Transmit (active–High) enables data from the A port to the B port. Receive (active–Low) enables data from the B port to the A port. The Output Enable ( $\overline{OE}$ ) input, when High, disables both A and B ports by placing them in 3–State.

#### Features

- Bi-directional Interface Between 5.0 V and 3.0 V Buses
- Control Inputs Compatible with TTL Level
- 5.0 V Data Flow at A Port and 3.0 V Data Flow at B Port
- Outputs Source/Sink 24 mA at 5.0 V Bus and 12 mA at 3.0 V Bus
- Guaranteed Simultaneous Switching Noise Level and Dynamic Threshold Performance
- Available in SOIC and TSSOP Packages
- Functionally Compatible with the 74 Series 245
- These Devices are Pb-Free and are RoHS Compliant







(Note: Microdot may be in either location)

#### **PIN NAMES**

Pins	Function
ŌE	Output Enable Input
T/R	Transmit/Receive Input
A0-A7	Side A 3–State Inputs or 3–State Outputs
B0-B7	Side B 3–State Inputs or 3–State Outputs

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.




Figure 2. Logic Diagram

INP	UTS	OPERATING MODE
ŌE	T/R	Non-Inverting
L	L	B Data to A Bus
L	Н	A Data to B Bus
Н	X	Z

H = High Voltage Level; L = Low Voltage Level; Z = High Impedance State; X = High or Low Voltage Level and Transitions are Acceptable; For  $I_{CC}$  reasons, Do Not Float Inputs

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Paramet	er	Value	Condition	Unit
V <sub>CCA</sub> , V <sub>CCB</sub>	DC Supply Voltage		–0.5 to +7.0		V
VI	DC Input Voltage	<del>oe</del> , t/ <del>r</del>	–0.5 to V <sub>CCA</sub> +0.5		V
V <sub>I/O</sub>	DC Input/Output Voltage	An	–0.5 to V <sub>CCA</sub> +0.5		V
		Bn	–0.5 to V <sub>CCB</sub> +0.5		V
Ι <sub>ΙΚ</sub>	DC Input Diode Current	<del>oe</del> , t/ <del>r</del>	±20	V <sub>I</sub> < GND	mA
I <sub>OK</sub>	DC Output Diode Current		±50	$V_O < GND; V_O > V_{CC}$	mA
Ι <sub>Ο</sub>	DC Output Source/Sink Current		±50		mA
I <sub>CC</sub> , I <sub>GND</sub>	DC Supply Current	Per Output Pin Maximum Current at I <sub>CCA</sub> Maximum Current at I <sub>CCB</sub>	±50 ±200 ±100		mA
T <sub>STG</sub>	Storage Temperature Range		-65 to +150		°C
Latchup	DC Latchup Source/Sink Current		±300		mA

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter		Min	Max	Unit
V <sub>CCA</sub> , V <sub>CCB</sub>	Supply Voltage	V <sub>CCA</sub> V <sub>CCB</sub>	4.5 2.7	5.5 3.6	V
VI	Input Voltage	OE, T/R	0	V <sub>CCA</sub>	V
V <sub>I/O</sub>	Input/Output Voltage	An Bn	0 0	V <sub>CCA</sub> V <sub>CCB</sub>	V
T <sub>A</sub>	Operating Free-Air Temperature		-40	+85	°C
$\Delta t/\Delta V$	Minimum Input Edge Rate $V_{IN}$ from 30% to 70% of $V_{CC};V_{CC}$ at 3.0V, 4.5V, 5.5V		0	8	ns/V

#### DC ELECTRICAL CHARACTERISTICS

						T <sub>A</sub> =	25°C	T <sub>A</sub> = −40 to +85°C	
Symbol	Parameter		Condition	V <sub>CCA</sub>	V <sub>CCB</sub>	Тур	G	uaranteed Limits	Unit
V <sub>IHA</sub>	Minimum HIGH Level	An, OE T/R	V <sub>OUT</sub> ≤0.1V	5.5 4.5	3.3 3.3		2.0 2.0	2.0 2.0	V
V <sub>IHB</sub>	Input Voltage	Bn	or $\geq V_{CC} - 0.1V$	5.0 5.0	3.6 2.7		2.0 2.0	2.0 2.0	V
V <sub>ILA</sub>	Maximum LOW Level	An, OE T/R	V <sub>OUT</sub> ≤ 0.1V	5.5 4.5	3.3 3.3		0.8 0.8	0.8 0.8	V
V <sub>ILB</sub>	Input Voltage	Bn	or $\geq V_{CC} - 0.1V$	5.0 5.0	2.7 3.6		0.8 0.8	0.8 0.8	V
V <sub>OHA</sub>	Minimum HIGH Level		I <sub>OUT</sub> = –100μA I <sub>OH</sub> = –24mA	4.5 4.5	3.0 3.0	4.50 4.25	4.40 3.86	4.40 3.76	V
V <sub>OHB</sub>	Output Voltage		I <sub>OUT</sub> = -100μA I <sub>OH</sub> = -12mA I <sub>OH</sub> = -8mA	4.5 4.5 4.5	3.0 3.0 2.7	2.99 2.80 2.50	2.9 2.4 2.4	2.9 2.4 2.4	V
V <sub>OLA</sub>	Maximum LOW Level		I <sub>OUT</sub> = 100μA I <sub>OL</sub> = 24mA	4.5 4.5	3.0 3.0	0.002 0.18	0.10 0.36	0.10 0.44	V
V <sub>OLB</sub>	Output Voltage		I <sub>OUT</sub> = 100μA I <sub>OL</sub> = 12mA I <sub>OL</sub> = 8mA	4.5 4.5 4.5	3.0 3.0 2.7	0.002 0.1 0.1	0.10 0.31 0.31	0.10 0.40 0.40	V

#### **DC ELECTRICAL CHARACTERISTICS**

					T <sub>A</sub> =	25°C	T <sub>A</sub> = −40 to +85°C		
Symbol	ymbol Parameter		Condition V <sub>C</sub>		V <sub>CCB</sub>	Тур	Guaranteed Limits		Unit
I <sub>IN</sub>	Max Input Leak- age Current	ŌĒ, T∕R	V <sub>I</sub> = V <sub>CCA</sub> , GND	5.5	3.6		±0.1	±1.0	μΑ
I <sub>OZA</sub>	Max 3-State Out- put Leakage	An		5.5	3.6		±0.5	±5.0	μΑ
I <sub>OZB</sub>	Max 3-State Out- put Leakage	Bn	$ \begin{array}{c} V_{I} = V_{IH},  V_{IL} \\ \overline{OE} = V_{CCA} \\ V_{O} = V_{CCB},  GND \end{array} $	5.5	3.6		±0.5	±5.0	μΑ
$\Delta I_{CC}$	Maximum I <sub>CCT</sub> per Input	An, <del>OE</del> T/R	V <sub>I</sub> =V <sub>CCA</sub> -2.1V	5.5	3.6	1.0	1.35	1.5	mA
		Bn	V <sub>I</sub> =V <sub>CCB</sub> -0.6V	5.5	3.6		0.35	0.5	mA
I <sub>CCA</sub>	Quiescent V <sub>CCA</sub> Supply Current		An= $V_{CCA}$ or GND Bn= $V_{CCB}$ or GND $\overline{OE}$ =GND T/ $\overline{R}$ =GND	5.5	3.6		8	80	μΑ
I <sub>CCB</sub>	Quiescent V <sub>CCB</sub> Supply Current		$\begin{array}{c} \text{An=V}_{\text{CCA}} \text{ or GND} \\ \text{Bn=V}_{\text{CCB}} \text{ or GND} \\ \hline \overline{\text{OE}} = \text{GND} \\ \text{T}/\overline{\text{R}} = \text{V}_{\text{CCA}} \end{array}$	5.5	3.6		5	50	μΑ
V <sub>OLPA</sub> V <sub>OLPB</sub>	Quiet Output Max Dynamic V <sub>OL</sub>		Notes 1, 2	5.0 5.0	3.3 3.3		1.5 1.2		V
V <sub>OLVA</sub> V <sub>OLVB</sub>	Quiet Output Min Dynamic V <sub>OL</sub>		Notes 1, 2	5.0 5.0	3.3 3.3		-1.2 -0.8		V
V <sub>IHDA</sub> V <sub>IHDB</sub>	Min HIGH Level Dynamic Input Voltage		Notes 1, 3	5.0 5.0	3.3 3.3		2.0 2.0		V
V <sub>ILDA</sub> V <sub>ILDB</sub>	Max LOW Level Dynamic Input Voltage		Notes 1, 3	5.0 5.0	3.3 3.3		0.8 0.8		V

Worst case package.
Max number of outputs defined as (n). Data inputs are driven 0V to V<sub>CC</sub> level; one output at GND.
Max number of data inputs (n) switching. (n-1) inputs switching 0V to V<sub>CC</sub> level. Input under test switching: V<sub>CC</sub> level to threshold (V<sub>IHD</sub>), 0V to threshold (V<sub>ILD</sub>), f = 1MHz.

#### **CAPACITIVE CHARACTERISTICS**

Symbol	Parameter	Parameter Condition		
C <sub>IN</sub>	Input Capacitance	$V_{CCA} = 5.0V; V_{CCB} = 3.3V$	4.5	pF
C <sub>I/O</sub>	Input/Output Capacitance	V <sub>CCA</sub> = 5.0V; V <sub>CCB</sub> = 3.3V	15	pF
C <sub>PD</sub>	Power Dissipation Capacitance $B \rightarrow A$ (Measured at 10MHz) $A \rightarrow E$	OOA	55 40	pF

#### **AC ELECTRICAL CHARACTERISTICS**

			= -40 to +85 C <sub>L</sub> = 50pF <sub>CA</sub> = 5V ±0.3		T <sub>A</sub> = -40 C <sub>L</sub> = V <sub>CCA</sub> = 5		
			<sub>B</sub> = 3.3V ±0		V <sub>CCB</sub>		
Symbol	Parameter	Min	<b>Typ</b> (Note 4)	Max	Min	Max	Unit
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation Delay A to B	1.0 1.0	5.1 5.3	9.0 9.0	1.0 1.0	10.0 10.0	ns
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation Delay B to A	1.0 1.0	5.4 5.5	9.0 9.0	1.0 1.0	10.0 10.0	ns
t <sub>PZL</sub> t <sub>PZH</sub>	Output Enable Time OE to B	1.0 1.0	6.5 6.7	10.5 10.5	1.0 1.0	11.5 11.5	ns
t <sub>PZL</sub> t <sub>PZH</sub>	Output Enable Time OE to A	1.0 1.0	5.2 5.8	9.5 9.5	1.0 1.0	10.0 10.0	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time OE to B	1.0 1.0	6.0 3.3	10.0 7.0	1.0 1.0	10.0 7.5	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time OE to A	1.0 1.0	3.9 2.9	7.5 7.0	1.0 1.0	7.5 7.5	ns
t <sub>OSHL</sub> t <sub>OSLH</sub>	Output to Output Skew, Data to Output (Note 5)		1.0	1.5		1.5	ns

 Typical values at V<sub>CCA</sub> = 5.0V; V<sub>CCB</sub> = 3.3V at 25°C.
Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>); parameter guaranteed by design.

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74LVX4245DWG	SOIC-24	30 Units / Rail
MC74LVX4245DWR2G	SOIC-24 (Pb-Free)	1000 Tape & Reel
MC74LVX4245DTG	TSSOP-24*	62 Units / Rail
MC74LVX4245DTR2G	TSSOP-24*	2500 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*This package is inherently Pb-Free.

#### **Dual Supply Octal Translating Transceiver**

The 74LVX4245 is a is a dual–supply device well capable of bidirectional signal voltage translation. This level shifting ability provides an excellent interface between low voltage CPU local bus and a standard 5.0 V I/O bus. The device control inputs can be controlled by either the low voltage CPU and core logic or a bus arbitrator with 5.0 V I/O levels.

The LVX4245 is ideal for mixed voltage applications such as notebook computers using a 3.3 V CPU and 5.0 V peripheral devices.

#### **Applications:**

#### Mixed Mode Dual Supply Interface Solutions

The LVX4245 is designed to solve 3.0 V / 5.0 V interfaces when CMOS devices cannot tolerate I/O levels above their applied V<sub>CC</sub>. If an I/O pin of a 3.0 V device is driven by a 5.0 V device, the P–Channel transistor in the 3.0 V device will conduct – causing current flow from the I/O bus to the 3.0 V power supply. The result may be destruction of the 3.0 V device through latchup effects. A current limiting resistor may be used to prevent destruction, but it causes speed degradation and needless power dissipation.

A better solution is provided in the LVX4245. It provides two different output levels that easily handle the dual voltage interface. The A port is a dedicated 5.0 V port; the B port is a dedicated 3.0 V port.

Since the LVX4245 is a '245 transceiver, the user may either use it for bidirectional or unidirectional applications. The center 20 pins are configured to match a '245 pinout. This enables the user to easily replace this level shifter with a 3.0 V '245 device without additional layout work or remanufacture of the circuit board (when both buses are 3.0 V).




Figure 3. 3.3V/5V Interface Block Diagram

#### Powering Up the LVX4245

When powering up the LVX4245, please note that if the  $V_{CCB}$  pin is powered–up well in advance of the  $V_{CCA}$  pin, several milliamps of either  $I_{CCA}$  or  $I_{CCB}$  current will result. If the  $V_{CCA}$  pin is powered–up in advance of the  $V_{CCB}$  pin then only nanoamps of Icc current will result. In actuality the  $V_{CCB}$  can be powered "slightly" before the  $V_{CCA}$  without the current penalty, but this "setup time" is dependent on the power–up ramp rate of the  $V_{CC}$  pins. With a ramp rate of approximately 50 mV/ns (50V/µs) a 25 ns setup time was observed ( $V_{CCB}$  before  $V_{CCA}$ ). With a 7.0 V/µs rate, the setup time was about 140ns. When all is said and done, the safest powerup strategy is to simply power  $V_{CCA}$  before  $V_{CCB}$ . One more note: if the  $V_{CCB}$  ramp rate is faster than the  $V_{CCA}$  ramp rate then power problems might still occur, even if the  $V_{CCA}$  powerup began prior to the  $V_{CCB}$  powerup.




Figure 4. MC74LVX4245 Fits Into a System with 3V Subsystem and 5V Subsystem






Figure 5. MC74LVX4245 Pin Arrangement Is Compatible to 20–Pin 74 Series '245s




**WAVEFORM 1 - PROPAGATION DELAYS** 

 $t_{R} = t_{F} = 2.5ns$ , 10% to 90%; f = 1MHz;  $t_{W} = 500ns$ 



WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES  $t_{R}$  =  $t_{F}$  = 2.5ns, 10% to 90%; f = 1MHz;  $t_{W}$  = 500ns






TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub> , t <sub>PZH</sub> , t <sub>PHZ</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	$2 \times V_{CC}$

C<sub>L</sub> = 50pF or equivalent (Includes jig and probe capacitance)



#### **PACKAGE DIMENSIONS**

SOIC-24 **DW SUFFIX** CASE 751E-04 ISSUE E




- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES	
DIM	MIN MAX		MIN	MAX	
Α	15.25	15.54	0.601	0.612	
В	7.40	7.60	0.292	0.299	
С	2.35	2.65	0.093	0.104	
D	0.35	0.49	0.014	0.019	
F	0.41	0.90	0.016	0.035	
G	1.27	BSC	0.050 BSC		
J	0.23	0.32	0.009	0.013	
K	0.13	0.29	0.005	0.011	
Μ	0 °	8°	0 °	8°	
P	10.05	10.55	0.395	0.415	
R	0.25	0.75	0.010	0.029	

#### PACKAGE DIMENSIONS

#### TSSOP-24 DT SUFFIX CASE 948H-01 **ISSUE A**



NOTES:

DIMENSIONING AND TOLERANCING PER ANSI DIMENSIONING AND TOLERANCING PER A Y14.5M, 1982.
CONTROLLING DIMENSION: MILLIMETER.

B. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS, MOLD 3 FLASH OR GATE BURRS SHALL NOT EXCEED

0.15 (0.006) PER SIDE.

A. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT

EXCEED 0.25 (0.010) PER SIDE.


5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR

PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR

REFERENCE ONLY. 7. DIMENSION A AND B ARE TO BE 7

DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	7.70	7.90	0.303	0.311	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.15 0.002		
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026 BSC		
Н	0.27	0.37	0.011	0.015	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40 BSC		0.252	BSC	
Μ	0 °	8°	0°	8°	



ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILIC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILIC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILIC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILIC obsent or any liability nor the rights of others. SCILIC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications are specified to the SCILIC of the S intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

#### Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Cer

#### ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

Phone: 81-3-5773-3850

For additional information, please contact your local Sales Representative

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor:

MC74LVX4245DTG MC74LVX4245DTR2G MC74LVX4245DWG MC74LVX4245DWR2G