




# DUAL BIDIRECTIONAL I<sup>2</sup>C BUS AND SMBus VOLTAGE-LEVEL TRANSLATOR

Check for Samples: [PCA9306](#)

## FEATURES

- 2-Bit Bidirectional Translator for SDA and SCL Lines in Mixed-Mode I<sup>2</sup>C Applications
- I<sup>2</sup>C and SMBus Compatible
- Less Than 1.5-ns Maximum Propagation Delay to Accommodate Standard-Mode and Fast-Mode I<sup>2</sup>C Devices and Multiple Masters
- Allows Voltage-Level Translator Between
  - 1.2-V V<sub>REF1</sub> and 1.8-V, 2.5-V, 3.3-V, or 5-V V<sub>REF2</sub>
  - 1.8-V V<sub>REF1</sub> and 2.5-V, 3.3-V, or 5-V V<sub>REF2</sub>
  - 2.5-V V<sub>REF1</sub> and 3.3-V or 5-V V<sub>REF2</sub>
  - 3.3-V V<sub>REF1</sub> and 5-V V<sub>REF2</sub>
- Provides Bidirectional Voltage Translation With No Direction Pin
- Low 3.5-Ω ON-State Connection Between Input and Output Ports Provides Less Signal Distortion
- Open-Drain I<sup>2</sup>C I/O Ports (SCL1, SDA1, SCL2, and SDA2)
- 5-V Tolerant I<sup>2</sup>C I/O Ports to Support Mixed-Mode Signal Operation
- High-Impedance SCL1, SDA1, SCL2, and SDA2 Pins for EN = Low
- Lock-Up-Free Operation for Isolation When EN = Low
- Flow-Through Pinout for Ease of Printed Circuit Board Trace Routing
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

DCT OR DCU PACKAGE  
(TOP VIEW)

DQE PACKAGE  
(TOP VIEW)

YZT PACKAGE  
(BOTTOM VIEW)


## DESCRIPTION/ORDERING INFORMATION

This dual bidirectional I<sup>2</sup>C and SMBus voltage-level translator, with an enable (EN) input, is operational from 1.2-V to 3.3-V V<sub>REF1</sub> and 1.8-V to 5.5-V V<sub>REF2</sub>.

The PCA9306 allows bidirectional voltage translations between 1.2 V and 5 V, without the use of a direction pin. The low ON-state resistance (r<sub>on</sub>) of the switch allows connections to be made with minimal propagation delay. When EN is high, the translator switch is ON, and the SCL1 and SDA1 I/O are connected to the SCL2 and SDA2 I/O, respectively, allowing bidirectional data flow between ports. When EN is low, the translator switch is off, and a high-impedance state exists between ports.

In I<sup>2</sup>C applications, the bus capacitance limit of 400 pF restricts the number of devices and bus length. Using the PCA9306 enables the system designer to isolate two halves of a bus; thus, more I<sup>2</sup>C devices or longer trace length can be accommodated.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

The PCA9306 also can be used to run two buses, one at 400-kHz operating frequency and the other at 100-kHz operating frequency. If the two buses are operating at different frequencies, the 100-kHz bus must be isolated when the 400-kHz operation of the other bus is required. If the master is running at 400 kHz, the maximum system operating frequency may be less than 400 kHz because of the delays added by the repeater.

As with the standard I<sup>2</sup>C system, pullup resistors are required to provide the logic high levels on the translator's bus. The PCA9306 has a standard open-collector configuration of the I<sup>2</sup>C bus. The size of these pullup resistors depends on the system, but each side of the repeater must have a pullup resistor. The device is designed to work with standard-mode and fast-mode I<sup>2</sup>C devices, in addition to SMBus devices. Standard-mode I<sup>2</sup>C devices only specify 3 mA in a generic I<sup>2</sup>C system where standard-mode devices and multiple masters are possible. Under certain conditions, high termination currents can be used.

When the SDA1 or SDA2 port is low, the clamp is in the ON state, and a low resistance connection exists between the SDA1 and SDA2 ports. Assuming the higher voltage is on the SDA2 port when the SDA2 port is high, the voltage on the SDA1 port is limited to the voltage set by V<sub>REF1</sub>. When the SDA1 port is high, the SDA2 port is pulled to the drain pullup supply voltage (V<sub>DPU</sub>) by the pullup resistors. This functionality allows a seamless translation between higher and lower voltages selected by the user, without the need for directional control. The SCL1/SCL2 channel also functions as the SDA1/SDA2 channel.

All channels have the same electrical characteristics, and there is minimal deviation from one output to another in voltage or propagation delay. This is a benefit over discrete transistor voltage translation solutions, since the fabrication of the switch is symmetrical. The translator provides excellent ESD protection to lower-voltage devices and at the same time protects less ESD-resistant devices.

### ORDERING INFORMATION<sup>(1)</sup>


T <sub>A</sub>	PACKAGE <sup>(2)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING <sup>(3)</sup>
-40°C to 85°C	SSOP – DCT	Reel of 3000	PCA9306DCTR	7BD_ _ _
		Reel of 250	PCA9306DCTT	
	uQFN – DQE	Reel of 5000	PCA9306DQER	7F
	uCSP – YZT	Reel of 3000	PCA9306YZTR	_ _ _7FS
	VSSOP – DCU	Reel of 3000	PCA9306DCUR	7BD_
		Reel of 250	PCA9306DCUT	

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).
- (2) Package drawings, thermal data, and symbolization are available at [www.ti.com/packaging](http://www.ti.com/packaging).
- (3) DCT/DQE/YZT/DCU: The actual top-side marking has three additional characters that designate the year, month, and wafer fab/assembly site.

### TERMINAL FUNCTIONS

TERMINAL			DESCRIPTION
NAME	NO.		
	DCT, DCU, DQE	YZT	
GND	1	A1	Ground, 0 V
V <sub>REF1</sub>	2	B1	Low-voltage-side reference supply voltage for SCL1 and SDA1
SCL1	3	C1	Serial clock, low-voltage side
SDA1	4	D1	Serial data, low-voltage side
SDA2	5	D2	Serial data, high-voltage side
SCL2	6	C2	Serial clock, high-voltage side
V <sub>REF2</sub>	7	B2	High-voltage-side reference supply voltage for SCL2 and SDA2
EN	8	A2	Switch enable input

**LOGIC DIAGRAM (POSITIVE LOGIC)**



**FUNCTION TABLE**

INPUT EN <sup>(1)</sup>	TRANSLATOR FUNCTION
H	SCL1 = SCL2, SDA1 = SDA2
L	Disconnect

- (1) The SCL switch conducts if EN is  $\geq 1$  V higher than SCL1 or SCL2. The same is true of SDA.

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>REF1</sub>	DC reference voltage range	-0.5	7	V
V <sub>REF2</sub>	DC reference bias voltage range	-0.5	7	V
V <sub>I</sub>	Input voltage range <sup>(2)</sup>	-0.5	7	V
V <sub>I/O</sub>	Input/output voltage range <sup>(2)</sup>	-0.5	7	V
Continuous channel current			128	mA
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0	-50	mA
θ <sub>JA</sub>	Package thermal impedance <sup>(3)</sup>	DCT package	220	°C/W
		DCU package	227	
		DQE package	260	
		YZT package	102	
T <sub>stg</sub>	Storage temperature range	-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and input/output negative voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The package thermal impedance is calculated in accordance with JESD 51-7.

**RECOMMENDED OPERATING CONDITIONS**

			MIN	MAX	UNIT
V <sub>I/O</sub>	Input/output voltage	SCL1, SDA1, SCL2, SDA2	0	5	V
V <sub>REF1</sub>	Reference voltage		0	5	V
V <sub>REF2</sub>	Reference voltage		0	5	V
EN	Enable input voltage		0	5	V
I <sub>PASS</sub>	Pass switch current			64	mA
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

**ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT		
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub> = -18 mA,	EN = 0 V			-1.2	V		
I <sub>IH</sub>	Input leakage current	V <sub>I</sub> = 5 V,	EN = 0 V			5	μA		
C <sub>i</sub> (EN)	Input capacitance	V <sub>I</sub> = 3 V or 0			11		pF		
C <sub>io(off)</sub>	Off capacitance	SCLn, SDAn	V <sub>O</sub> = 3 V or 0,	EN = 0 V	4	6	pF		
C <sub>io(on)</sub>	On capacitance	SCLn, SDAn	V <sub>O</sub> = 3 V or 0,	EN = 3 V	10.5	12.5	pF		
r <sub>on</sub> <sup>(2)</sup>	On-state resistance	SCLn, SDAn	V <sub>I</sub> = 0,	I <sub>O</sub> = 64 mA	EN = 4.5 V	3.5	5.5	Ω	
					EN = 3 V	4.7	7		
					EN = 2.3 V	6.3	9.5		
					EN = 1.5 V	25.5	32		
			V <sub>I</sub> = 2.4 V,	I <sub>O</sub> = 15 mA	EN = 4.5 V	1	6		15
					EN = 3 V	20	60		140
V <sub>I</sub> = 1.7 V,	I <sub>O</sub> = 15 mA	EN = 2.3 V	20	60	140				

(1) All typical values are at T<sub>A</sub> = 25°C.

(2) Measured by the voltage drop between the SCL1 and SCL2, or SDA1 and SDA2 terminals, at the indicated current through the switch. ON-state resistance is determined by the lowest voltage of the two terminals.

**AC PERFORMANCE (TRANSLATING DOWN) <sup>(3)</sup>**
**Switching Characteristics**

over recommended operating free-air temperature range,  $V_{EN} = 3.3\text{ V}$ ,  $V_{IH} = 3.3\text{ V}$ ,  $V_{IL} = 0$ ,  $V_M = 1.15\text{ V}$  (unless otherwise noted) (see [Figure 1](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$C_L = 50\text{ pF}$		$C_L = 30\text{ pF}$		$C_L = 15\text{ pF}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	SCL2 or SDA2	SCL1 or SDA1	0	0.8	0	0.6	0	0.3	ns
$t_{PHL}$			0	1.2	0	1	0	0.5	

(3) Translating down—the high voltage side driving toward the lower voltage side

**Switching Characteristics**

over recommended operating free-air temperature range,  $V_{EN} = 2.5\text{ V}$ ,  $V_{IH} = 3.3\text{ V}$ ,  $V_{IL} = 0$ ,  $V_M = 0.75\text{ V}$  (unless otherwise noted) (see [Figure 1](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$C_L = 50\text{ pF}$		$C_L = 30\text{ pF}$		$C_L = 15\text{ pF}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	SCL2 or SDA2	SCL1 or SDA1	0	1	0	0.7	0	0.4	ns
$t_{PHL}$			0	1.3	0	1	0	0.6	

**AC PERFORMANCE (TRANSLATING UP) <sup>(1)</sup>**
**Switching Characteristics**

over recommended operating free-air temperature range,  $V_{EN} = 3.3\text{ V}$ ,  $V_{IH} = 2.3\text{ V}$ ,  $V_{IL} = 0$ ,  $V_T = 3.3\text{ V}$ ,  $V_M = 1.15\text{ V}$ ,  $R_L = 300\ \Omega$  (unless otherwise noted) (see [Figure 1](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$C_L = 50\text{ pF}$		$C_L = 30\text{ pF}$		$C_L = 15\text{ pF}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	SCL1 or SDA1	SCL2 or SDA2	0	0.9	0	0.6	0	0.4	ns
$t_{PHL}$			0	1.4	0	1.1	0	0.7	


(1) Translating up—the lower voltage side driving toward the higher voltage side

**Switching Characteristics**



over recommended operating free-air temperature range,  $V_{EN} = 2.5\text{ V}$ ,  $V_{IH} = 1.5\text{ V}$ ,  $V_{IL} = 0$ ,  $V_T = 2.5\text{ V}$ ,  $V_M = 0.75\text{ V}$ ,  $R_L = 300\ \Omega$ , (unless otherwise noted) (see [Figure 1](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$C_L = 50\text{ pF}$		$C_L = 30\text{ pF}$		$C_L = 15\text{ pF}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	SCL1 or SDA1	SCL2 or SDA2	0	1	0	0.6	0	0.4	ns
$t_{PHL}$			0	1.3	0	1.3	0	0.8	

**PARAMETER MEASUREMENT INFORMATION**



USAGE	SWITCH
Translating up	S1
Translating down	S2



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2 \text{ ns}$ ,  $t_f \leq 2 \text{ ns}$ .  
 C. The outputs are measured one at a time, with one transition per measurement.

**Figure 1. Load Circuit for Outputs**

## APPLICATION INFORMATION

### General Applications of I<sup>2</sup>C

In I<sup>2</sup>C applications, the bus capacitance limit of 400 pF restricts the number of devices and bus length. Using the PCA9306 enables the system designer to isolate two halves of a bus; thus, more I<sup>2</sup>C devices or longer trace length can be accommodated.

The PCA9306 also can be used to run two buses, one at 400-kHz operating frequency and the other at 100-kHz operating frequency. If the two buses are operating at different frequencies, the 100-kHz bus must be isolated when the 400-kHz operation of the other bus is required. If the master is running at 400 kHz, the maximum system operating frequency may be less than 400 kHz because of the delays added by the repeater.

As with the standard I<sup>2</sup>C system, pullup resistors are required to provide the logic high levels on the translator's bus. The PCA9306 has a standard open-collector configuration of the I<sup>2</sup>C bus. The size of these pullup resistors depends on the system, but each side of the repeater must have a pullup resistor. The device is designed to work with standard-mode and fast-mode I<sup>2</sup>C devices, in addition to SMBus devices. Standard-mode I<sup>2</sup>C devices only specify 3 mA in a generic I<sup>2</sup>C system where standard-mode devices and multiple masters are possible. Under certain conditions, high termination currents can be used.




Figure 2. Typical Application Circuit (Switch Always Enabled)




Figure 3. Typical Application Circuit (Switch Enable Control)

### Bidirectional Translation

For the bidirectional clamping configuration (higher voltage to lower voltage or lower voltage to higher voltage), the EN input must be connected to  $V_{REF2}$  and both pins pulled to high-side  $V_{DPU}$  through a pullup resistor (typically 200 k $\Omega$ ). This allows  $V_{REF2}$  to regulate the EN input. A filter capacitor on  $V_{REF2}$  is recommended. The I<sup>2</sup>C bus master output can be totem pole or open drain (pullup resistors may be required) and the I<sup>2</sup>C bus device output can be totem pole or open drain (pullup resistors are required to pull the SCL2 and SDA2 outputs to  $V_{DPU}$ ). However, if either output is totem pole, data must be unidirectional or the outputs must be 3-stateable and be controlled by some direction-control mechanism to prevent high-to-low contentions in either direction. If both outputs are open drain, no direction control is needed.

The reference supply voltage ( $V_{REF1}$ ) is connected to the processor core power-supply voltage.

### Application Operating Conditions

see [Figure 2](#)

		MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_{REF2}$	Reference voltage	$V_{REF1} + 0.6$	2.1	5	V
EN	Enable input voltage	$V_{REF1} + 0.6$	2.1	5	V
$V_{REF1}$	Reference voltage	0	1.5	4.4	V
$I_{PASS}$	Pass switch current		14		mA
$I_{REF}$	Reference-transistor current		5		$\mu$ A
$T_A$	Operating free-air temperature	-40		85	$^{\circ}$ C

(1) All typical values are at  $T_A = 25^{\circ}$ C.



## Sizing Pullup Resistor

The pullup resistor value needs to limit the current through the pass transistor, when it is in the on state, to about 15 mA. This ensures a pass voltage of 260 mV to 350 mV. If the current through the pass transistor is higher than 15 mA, the pass voltage also is higher in the on state. To set the current through each pass transistor at 15 mA, the pullup resistor value is calculated as:

$$R_{PU} = \frac{V_{DPU} - 0.35 \text{ V}}{0.015 \text{ A}}$$

The following table summarizes resistor values, reference voltages, and currents at 15 mA, 10 mA, and 3 mA. The resistor value shown in the +10% column (or a larger value) should be used to ensure that the pass voltage of the transistor is 350 mV or less. The external driver must be able to sink the total current from the resistors on both sides of the PCA9306 device at 0.175 V, although the 15 mA applies only to current flowing through the PCA9306 device.

**PULLUP RESISTOR VALUES** <sup>(1) (2)</sup>


PULLUP RESISTOR VALUE (Ω)						
V <sub>DPU</sub>	15 mA		10 mA		3 mA	
	NOMINAL	+10% <sup>(3)</sup>	NOMINAL	+10% <sup>(3)</sup>	NOMINAL	+10% <sup>(3)</sup>
5 V	310	341	465	512	1550	1705
3.3 V	197	217	295	325	983	1082
2.5 V	143	158	215	237	717	788
1.8 V	97	106	145	160	483	532
1.5 V	77	85	115	127	383	422
1.2 V	57	63	85	94	283	312

- (1) Calculated for V<sub>OL</sub> = 0.35 V
- (2) Assumes output driver V<sub>OL</sub> = 0.175 V at stated current
- (3) +10% to compensate for V<sub>DD</sub> range and resistor tolerance

## PCA9306 Bandwidth

The maximum frequency of the PCA9306 is dependent on the application. The device can operate at speeds of > 100MHz given the correct conditions. The maximum frequency is dependent upon the loading of the application. The PCA9306 behaves like a standard switch where the bandwidth of the device is dictated by the on resistance and on capacitance of the device.

Figure 4 shows a bandwidth measurement of the PCA9306 using a two-port network analyzer.



**Figure 4. Bandwidth**

The 3-dB point of the PCA9306 is  $\approx 600$  MHz. However, this measurement is an analog type of measurement. For digital applications the signal should not degrade up to the fifth harmonic of the digital signal. As a rule of thumb, the frequency bandwidth should be at least five times the maximum digital clock rate. This component of the signal is very important in determining the overall shape of the digital signal. In the case of the PCA9306, digital clock frequency of  $>100$  MHz can be achieved.

The PCA9306 does not provide any drive capability like the PCA9515 or PCA9517 series of devices. Therefore higher frequency applications will require higher drive strength from the host side. No pullup resistor is needed on the host side (3.3 V) if the PCA9306 is being driven by standard CMOS totem pole output driver. Ideally, it is best to minimize the trace length from the PCA9306 on the sink side (1.8 V) to minimize signal degradation.

You can then use a simple formula to compute the maximum "practical" frequency component. Or the "knee" frequency ( $f_{knee}$ ). All fast edges have an infinite spectrum of frequency components. However, there is an inflection (or "knee") in the frequency spectrum of fast edges where frequency components higher than  $f_{knee}$  are insignificant in determining the shape of the signal.

To calculate  $f_{knee}$ :

$$f_{knee} = 0.5/RT \text{ (10–80\%)}$$

$$f_{knee} = 0.4/RT \text{ (20–80\%)}$$

For signals with rise time characteristics based on 10- to 90-percent thresholds,  $f_{knee}$  is equal to 0.5 divided by the rise time of the signal. For signals with rise time characteristics based on 20- to 80-percent thresholds, which is very common in many of today's device specifications,  $f_{knee}$  is equal to 0.4 divided by the rise time of the signal.

Some guidelines to follow that will help maximize the performance of the device:

- Keep trace length to a minimum by placing the PCA9306 close to the I<sup>2</sup>C output of the processor
- The trace length should be less than half the time of flight to reduce ringing and line reflections or non monotonic behavior in the switching region
- To reduce overshoots, a pullup resistor can be added on the 1.8 V side; be aware that a slower fall time is to be expected

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
PCA9306DCTR	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BD Y	<a href="#">Samples</a>
PCA9306DCTRE4	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BD Y	<a href="#">Samples</a>
PCA9306DCTRG4	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BD Y	<a href="#">Samples</a>
PCA9306DCTT	ACTIVE	SM8	DCT	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BD Y	<a href="#">Samples</a>
PCA9306DCTTE4	ACTIVE	SM8	DCT	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BD Y	<a href="#">Samples</a>
PCA9306DCTTG4	ACTIVE	SM8	DCT	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BD Y	<a href="#">Samples</a>
PCA9306DCUR	ACTIVE	US8	DCU	8	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	(7BDP ~ 7BDS ~ BD) 7Y	<a href="#">Samples</a>
PCA9306DCURE4	ACTIVE	US8	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BDS	<a href="#">Samples</a>
PCA9306DCURG4	ACTIVE	US8	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BDS	<a href="#">Samples</a>
PCA9306DCUT	ACTIVE	US8	DCU	8	250	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	(7BDS ~ BD) 7Y	<a href="#">Samples</a>
PCA9306DCUTE4	ACTIVE	US8	DCU	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BDS	<a href="#">Samples</a>
PCA9306DCUTG4	ACTIVE	US8	DCU	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BDS	<a href="#">Samples</a>
PCA9306DQER	ACTIVE	X2SON	DQE	8	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7F	<a href="#">Samples</a>
PCA9306YZTR	ACTIVE	DSBGA	YZT	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	7F	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **OTHER QUALIFIED VERSIONS OF PCA9306 :**

- Automotive: [PCA9306-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCA9306DCUR	US8	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
PCA9306DCURG4	US8	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
PCA9306DCUTG4	US8	DCU	8	250	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
PCA9306DQER	X2SON	DQE	8	5000	180.0	8.4	1.2	1.6	0.55	4.0	8.0	Q1
PCA9306YZTR	DSBGA	YZT	8	3000	180.0	8.4	1.02	2.02	0.75	4.0	8.0	Q1


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCA9306DCUR	US8	DCU	8	3000	202.0	201.0	28.0
PCA9306DCURG4	US8	DCU	8	3000	202.0	201.0	28.0
PCA9306DCUTG4	US8	DCU	8	250	202.0	201.0	28.0
PCA9306DQER	X2SON	DQE	8	5000	202.0	201.0	28.0
PCA9306YZTR	DSBGA	YZT	8	3000	210.0	185.0	35.0

DCT (R-PDSO-G8)


PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion  
 D. Falls within JEDEC MO-187 variation DA.

DCT (R-PDSO-G8)

PLASTIC SMALL OUTLINE




- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DCU (R-PDSO-G8)


PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-187 variation CA.

DCU (S-PDSO-G8)


PLASTIC SMALL OUTLINE PACKAGE (DIE DOWN)



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

DQE (R-PX2SON-N8)

PLASTIC SMALL OUTLINE NO-LEAD




4209779/B 10/2008

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. SON (Small Outline No-Lead) package configuration.
  - D. This package complies to JEDEC MO-287 variation X2EAF.

DQE (R-PX2SON-N8)


PLASTIC SMALL OUTLINE NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.  
If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
  - E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
  - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - G. Over-printing land for acceptable area ratio is not viable due to land width and bridging potential. Customer may further reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.
  - H. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
  - I. Component placement force should be minimized to prevent excessive paste block deformation.

YZT (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. NanoFree™ package configuration.
  - The package size (Dimension D and E) of a particular device is specified in the device Product Data Sheet version of this drawing, in case it cannot be found in the product data sheet please contact a local TI representative.
  - E. Reference Product Data Sheet for array population.  
2 x 4 matrix pattern is shown for illustration only.
  - F. This package contains Pb-free balls. Refer to the 4 YET package (drawing 4205421) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## Texas Instruments:

[PCA9306DCURG4](#) [PCA9306DCUTG4](#) [PCA9306DCTR](#) [PCA9306DCTRE4](#) [PCA9306DCTT](#) [PCA9306DCTTE4](#)  
[PCA9306DCUR](#) [PCA9306DCURE4](#) [PCA9306DCUT](#) [PCA9306DCUTE4](#) [PCA9306DCTRG4](#) [PCA9306DCTTG4](#)  
[PCA9306DQER](#) [PCA9306YZTR](#)